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Multi-core processors are now ubiquitous and are widely seen as the most viable means
of delivering performance with increasing transistor densities. However, this potential
can only be realised if the application programs are suitably parallel. Applications
can either be written in parallel from scratch or converted from existing sequential
programs. Regardless of how applications are parallelised, th code must be efficiently
mapped onto the underlying platform to fully exploit the hardware’s potential.
This thesis addresses the problem of finding the best mappings of data and stream-
ing parallelism—two types of parallelism that exist in broad and important domains
such as scientific, signal processing and media applications. Despite significant
progress having been made over the past few decades, state-of- he-art mapping ap-
proaches still largely rely upon hand-crafted, architecture-specific heuristics. Develop-
ing a heuristic by hand, however, often requires months of development time. As multi-
core designs become increasingly diverse and complex, manually t ning a heuristic
for a wide range of architectures is no longer feasible. Whatare needed are innovative
techniques that can automatically scale with advances in multi-core technologies.
In this thesis two distinct areas of computer science, namely parallel compiler de-
sign and machine learning, are brought together to develop new compiler-based map-
ping techniques. Using machine learning, it is possible to aut matically build high-
quality mapping schemes, which adapt to evolving architectur s, with little human
involvement.
First, two techniques are proposed to find the best mapping ofdata parallelism.
The first technique predicts whether parallel execution of adat parallel candidate is
profitable on the underlying architecture. On a typical multi-core platform, it achieves
almost the same (and sometimes a better) level of performance when compared to the
manually parallelised code developed by independent experts. For a profitable can-
didate, the second technique predicts how many threads should be used to execute
the candidate across different program inputs. The second technique achieves, on av-
erage, over 96% of the maximum available performance on two different multi-core
platforms.
Next, a new approach is developed for partitioning stream applications. This ap-
proach predicts the ideal partitioning structure for a given stream application. Based
on the prediction, a compiler can rapidly search the programspace (without executing
any code) to generate a good partition. It achieves, on average, a 1.90x speedup over
the already tuned partitioning scheme of a state-of-the-art streaming compiler.
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For decades, it was possible to improve performance of single-core processors by in-
creasing clock speed and innovative micro-architecture designs. Unfortunately, be-
cause of the power and thermal design constraints, these techniques are no longer able
to improve the performance of new processors. In order to make use of the excess
transistors (as a result of Moore’s Law) without violating design constraints, computer
architects have designed multi-core processors by placingmultiple processing units
(i.e. cores) on a single chip. Because multi-core designs already make up most of the
new processor shipments and the number of cores per chip is exected to successively
increase in the foreseeable future [Intel, b], multi-core pocessing is now considered
mainstream.
Multi-cores offer the promise of high performance by integrating multiple cores
on a single die. To make use of such potential, however, new and existing applica-
tions must be written or transformed so that they can be executed in parallel. For this
reason, there is an acute need for productive techniques that can help programmers
develop parallel applications. As depicted in figure 1.1, the development of parallel
applications can be typically broken into three stages. Thefirst stage,parallelism ex-
pression, focuses on exposing the parallel execution opportunitiesof the program. This
is achieved by identifying a number of parallel tasks of the program (e.g. a number of
parallelisable loops or functions) and then presenting thetasks in a suitable form (e.g.
a program source). The second stage,parallelism mapping, focuses on obtaining an
efficient parallel execution on aparticular machine. It decides how to allocate tasks to
threads and how the tasks should be scheduled. In the final stage,code generation, the
mapping decisions will be converted to a platform-specific binary. This thesis focuses
solely on the second stage—parallelism mapping.
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Figure 1.1: The process of developing a parallel application. This process can be typically
broken into three stages: parallelism expression, parallelism mapping and code generation. In
the first stage, parallel execution opportunities are exposed and then expressed in a suitable
form. In the next stage, the expressed parallelism is mapped onto the underlying architecture to
efficiently utilise the hardware resource. In the final stage, the mapping decisions are translated
into a platform-dependent binary. This thesis focuses solely on parallelism mapping.
Parallelism can be either (semi-) automatically discovered f om sequential pro-
grams, or manually expressed by programmers using high level programming lan-
guages or models. Regardless of how the application is parallelised, once the pro-
grammer has expressed this program parallelism in a certainform, the code must be
mapped efficiently to the underlying hardware if the potential performance of the hard-
ware is to be realised. Unlike parallelism expression that is largely program dependent,
finding the best mapping is highly platform or hardware dependent. The right mapping
choice depends on not only the program itself but also the relativ costs of communi-
cation and computation as well as other hardware costs. Therefor , finding the right
mapping is non-trivial.
It is generally agreed that manual parallelism mappings performed by expert pro-
grammers result in the most efficient implementations on a given platform, but at the
same time this is the most time-consuming and error-prone appro ch. With a manual
approach, programmers are asked to concern themselves withissues of granularity,
load-balancing, synchronisation and communication, which are highly dependent on
the type of the machine used. Though the manually generated code can be efficient on
a particular platform, the parallel implementation is tighly coupled to a specific archi-
tecture. To port the application onto a new platform, develop rs often have to rewrite
the code, which comes at a cost of significant investment in terms of time and human
effort.
Alternatively, one can develop compiler-based mapping approaches to automati-
cally generate efficient code while ensuring formal correctn ss of the resulting paral-
lel implementation. Nonetheless, developing a high-quality, compiler-based mapping
scheme by hand is difficult too. The difficulty mainly comes from two reasons. First
of all, in order to generate an efficient mapping, a conventional compiler often uses an
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abstract model to capture the program’s behaviour on the targ t chitecture. Whereas
computer systems were once easy to model, abstract models can no longer adequately
describe today’s sophisticated multi-core designs. Second, even if a human could un-
derstand enough about the underlying architecture and could afford months of time
on developing an accurate enough model, making sure the model w rks well for a di-
verse set of programs is a daunting task. As a consequence, a hand-tuned compiler
that performs well on one class of programs often fails to produce reasonably good
performance on other types of applications [Stephenson, 2006].
Not only is the interaction of parallel applications and architectures difficult to
model, their relationship changes over time. Consider the effort that engineers have to
spend on (re-) tuning the compiler for subsequent releases of the multi-core processors.
For instance, the Intel Xeon processor family, a typical multi-core processor family,
has more than 19 types of processors where some processors provide considerably
distinct hardware features. It is clear that the task of manually customising a compiler
even only for a single processor family is difficult, if not impossible. Because it is
extremely hard for compiler designers to keep pace with archite ture evolution, the
compiler will eventually become out of date and as a result, the hardware potential
of the new processor will not be realised. Therefore, current approaches of compiler
designs are no longer feasible. What is needed, indeed, are innovative techniques that
can automatically scale with the advances of processor technology without being a
burden to developers.
Machine learning is one such technique. By automaticallylearning from data, it
has the potential to change the way we construct compilers. With machine learning,
a compiler automatically learns how to optimise applications instead of relying on
hardwired, human-derived heuristics that will inevitablyecome out of date. As a
result, the compiler can adaptively cope with the evolving architecture and with future
application domains as well.
1.1 Machine Learning for Compilation
Recently, the use of machine learning to develop optimisingcompilers has received
considerable attention and encouraging results have been reported for sequential pro-
grams. Some early experiments have shown that machine-learning-based compilers
can perform as efficiently as iterative compilation techniques, which use executions
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of many different versions of the input program to perform compilation, but having
significantly lower compilation overhead.
Though machine learning is useful in optimising sequentialprograms, there has
been little application on optimising parallel applications. One possible reason may be
the inherent complexity of parallel applications and architectures makes it difficult to
cast the optimisation target to a machine learning problem.Hence much work remains
to be done in this area.
1.2 The Problem
This thesis addresses the issue of parallelism mapping, which is concerned with how
to map a parallel program onto a given multi-core architecture so that the mapped
program can execute efficiently. In the settings of this thesis, the input of a mapping
model is an already parallelised program which is presentedas a program source or
compiler intermediate code representations. The optimisation goal considered in this
thesis is to minimise the execution time of the input program.
Parallelism mapping can be performed manually by the programmer or automati-
cally by a compiler. Given that the number and type of cores ofa processor is likely
to change from one generation to the next, finding the right mapping for an applica-
tion may have to be repeated many times throughout an application’s lifetime making
an automatic technique attractive. This thesis aims to develop automatic and portable
compiler techniques.
The main focus of this work is on mapping data and streaming parallelism onto
multi-core processors:
• In the case of data parallelism, this thesis addresses threeimportant problems:
(a) determining whether a data parallel candidate is profitable to be parallelised;
(b) predicting how many threads should be allocated to a profitable candidate;
and (c) deciding how a profitable candidate should be scheduled.
• In the case of streaming parallelism, this thesis is concerned with how to par-
tition the input program graph so that an efficient executionca be achieved.
The partitioning problem consists of breaking up the input program graph into a
number of regions and then allocating the regions into threads.
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1.3 Contributions
This thesis presents several novel approaches, based on machine learning, to map par-
allelism onto multi-core processors. By “learning” from empirical observations, a
mapping model can be automatically built for any given platform. This thesis demon-
strates that using machine learning, it is able to improve human-generated heuristics
by large margins. By offloading much of the compiler design toan automated process,
the work of this thesis makes it possible to generate efficient mapping schemes while
drastically reducing the human involvement.
On current complex systems, the only way to know how well a scheme performs
is to test it empirically; as such, each proposed scheme is evaluated by using empirical
performance observations on real systems with well-establi hed benchmarks.
The following list highlights the major contributions of this thesis.
• Firstly, this thesis presents a method for selectingprofitabledata parallel can-
didates of a parallel application. The proposed machine-learning-based scheme
predicts whether a data parallel candidate is profitable to bparallelised and how
a profitable candidate should be scheduled. By learningoff-line from training
programs, the proposed model achieves great performance improvement over
classically fixed, platform-specific methods when mapping anew, unseenpro-
gram. Since an input program may contain abundant data parallelism and often
not all the specified data parallel candidates are beneficialfor parallel execution,
identifying the profitability is a first step towards an efficient data parallelism
mapping. This automatic approach can be used in a compiler toliminate un-
profitable candidates, so as to avoid the performance penalty associated with the
parallel execution of these unprofitable candidates. Chapter 4 presents this work.
• Next, a predictive technique is proposed to determine the parallel configuration,
i.e. the number of threads used for execution and the corresponding scheduling
policy, for a profitable data parallel candidate. This technique makes predictions
for new programs across different input data sets. Experimental results show
that the proposed scheme not only adapts to different multi-cores, but also out-
performs state-of-the-art heuristics while reducing the compilation overhead by
an order of magnitude. Chapter 5 discusses this work.
• Finally, this thesis describes a novel approach to partitioning stream programs
based on machine learning. The proposed approach has two major contributions:
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1. First, a benchmark generator is developed to overcome theproblem of
insufficient stream benchmarks, which affects the accuracyof a machine
learning model. The benchmark generator allows compiler developers to
generate many new, small programs and then to select representativ pro-
grams as training programs to build an accurate model.
2. Second, a new stream-application-partitioning method is presented. This
method achieves great performance improvement over traditionally hard-
wired, expert-tuned heuristics. Given with this method, a compiler can
apply program-aware mappings for stream programs.
The stream graph partitioning problem is essentiallyunbounded, i.e. the number
of partitioning operations is unbounded. No previous work about machine learn-
ing in compilers has considered unbounded compilation problems; this thesis is
the first to do so. Chapter 6 discusses this work in detail.
1.4 Thesis Outline
The remainder of this thesis is organised as follows.
Chapter 2 introduces multi-core processors, programming languagesnd parallelism
paradigms that are used in this thesis. It also describes related machine learning tech-
niques and the evaluation methodology, which are used throug out this thesis.
Chapter 3 discusses related work. It first reviews prior work on heuristics-based
mapping schemes and iterative compilation techniques. Then, it outlines existing work
on machine-learning-based compilation. Finally, it describes runtime adaptation ap-
proaches that dynamically map and schedule parallelism.
Chapter 4 presents an approach to select profitable parallel candidates of a parallel
program. This approach is used to replace the originally fixed, target-specific heuris-
tic of a profile-driven auto-paralleliser [Tournavitis andFranke, 2009]. This chapter
shows how the proposed scheme outperforms the hand-craftedprofitability evaluation
approaches. The work of this chapter is based partially on the work published in [Tour-
navitis et al., 2009].
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Chapter 5 demonstrates that the thread allocation scheme has a significant impact
on performance and should not be neglected. It presents two machine-learning-based
models to determine the number of threads and the schedulingpolicy for a data parallel
candidate. Using low-cost profiling information, both models make predictions for
a given program across multiple input data sets, leading to be ter performance over
state-of-the-art approaches. This chapter is based on the work published in [Wang and
O’Boyle, 2009].
Chapter 6 develops a stream graph partitioner to generate efficient partitions of
stream applications. It describes how to formulate the optimisation problem so that
a machine-learning-based model can be built. This chapter also presents a benchmark
generator to generate training examples that can be used fortraining the graph parti-
tioner. This chapter is based on the work published in [Wang and O’Boyle, 2010].
Chapter 7 summarises the main findings of this thesis, presents a critical analysis of
this work and discusses future work.
Appendix A describes the statistical method used in chapter 6 to selectr presentative
benchmarks from the generated programs.
Chapter 2
Background
This chapter presents the technical background of this thesis. The first section intro-
duces two types of multi-core designs. Then, section 2.2 describes parallel paradigms
and programming languages that are employed in the work of this thesis. The specific
machine learning techniques used throughout the thesis arepres nted in section 2.3.
Finally, section 2.4 explains the evaluated methodology used in this thesis and sec-
tion 2.5 summarises this chapter.
2.1 Multi-cores
This thesis targets modern multi-core processors which come in various flavours. In
homogeneousmulti-core designs all cores are identical; inheterogeneousmulti-core
designs cores can vary in terms of processing power. Multi-cores can also differ in the
view of memory offered to threads that run on separated cores. In a shared memory
multi-core design, a global, shared memory space is provided to all threads. This
means all threads within one application can have a single view of data; that is to say,
they can directly operate on data located on other processors. In a distributed memory
design, there is no such a shared memory space and instead, each core has its own
private memory space. This means a thread can only perform operations on data that
are located on local memory and if remote data are required, th thread must explicitly
move the data from other processors’ memory. This thesis makes no assumption of the
type of multi-cores; thereby, the techniques proposed in the thesis can be applied to
different multi-core designs.
Experiments were evaluated on two representative multi-core processors: Intel
XEON [Intel, b] and IBM CELL Broadband Engine [IBM] processors. Figure 2.1 is
8
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System Bus
Figure 2.1: Intel XEON, a homogeneous multi-core. All cores within the chip have the same





























Figure 2.2: IBM CELL, a heterogeneous multi-core. This processor has two different types of
cores: one general purpose core, i.e. PPU, and eight accelerators, i.e. the SPUs.
an example of a 4-core Intel XEON processor—a homogeneous and shared memory
multi-core. All cores in the Intel XEON design have the same processing capacity and
share one global memory space. The CELL processor shown in figure 2.2, on the other
hand, is composed of two different types of cores: a Power Processing Unit (PPU) and
eight Synergistic Processing Units (SPUs). ThePPU is a general purpose processor,
while theSPUis a specialised processor optimised for computing intensiv tasks. Un-
like the PPU, th SPUcan only operate on data that are located in its private memory.
Hence the CELL processor is a heterogeneous, distributed memory multi-core and data
has to be moved in and out theSPU’s local memory under software control.
Though the variety of multi-core designs offers flexible opti ns for different appli-
cation domains, developing parallel applications to fullyexploit the potential provided
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by the diverse multi-core designs is certainly non-trivial[Patterson and Hennessy,
2008]. Fortunately, there are some common patterns that canbe used to parallelise
a program. The next section introduces four representativeparallelism patterns: data,
pipeline, task and streaming parallelism. It also describes two parallel programming
languages which can help programmers to apply these patterns in parallel program-
ming practice.
2.2 Parallel Paradigms and Programming Languages
This section first introduces several types of parallel patterns. It then describes two
programming languages: OPENMP [Dagum and Menon, 1998] and STREAMIT [Gor-
don et al., 2002], which are suitable for expressing these patt rns and are used in the
work of this thesis.
2.2.1 Parallel Paradigms
The first step of parallel programming is identifying parallelism. This focuses on
breaking up the problem into a number of tasks1 so that each task can execute on
the parallel machine simultaneously with others. The tasksare intended to execute
concurrently but cannot, in many cases, execute independently. This is because there
may be data dependences associated with tasks. The termdata dependencehere means
that the computation to be performed by one task requires data th are produced by
other tasks. Because of data dependences, dependent data must be transferred from
one process or thread (that executes a task) to another via communication. Depend-
ing on the problem and how the parallel processes are generatd and communicate, an
application can be parallelised with a number of patterns which are known as parallel
paradigms. This section introduces four typical parallel paradigms: data, pipeline, task
and streaming parallelism, which are the most related to thework of this thesis.
Data Parallelism
One of the common parallel patterns is data parallelism thatcan be applied on different
granularities such as an instruction level or a loop level. Since this thesis considers ex-
ploiting data parallelism at the loop level, “data parallelism” and “data parallel loops”
1In this thesis, the termtask is referred as a set of program instructions (e.g. a loop or a function)
that perform some operations.

















A[1:10] B[1:10] A[11:20] B[11:20] A[21:30] B[21:30] A[31:40] B[31:40]
Process 1 Process 2 Process 3 Process 4
Figure 2.3: Executing a loop in a data parallel fashion. The computing data, i.e. arrays A and B,
are distributed across different processes which execute the same code.
1 . . .
2 whi le ( ! EOF( i n p u t f i l e ) )
3 {
4 r d a t a = read ( i n p u tf i l e ) ;
5 m data = m an ipu la te ( rd a t a ) ;
6 w r i t e ( m data , o u t p u t f i l e ) ;
7 }
8 . . .
Figure 2.4: A program with three operations that can be parallelised with pipeline parallelism.
are used interchangeably throughout the thesis. A data parallel loop means there is no
data dependence between one loop iteration and the next. Parallel execution of a data
parallel loop can be achieved by distributing different pieces of the computation data
across parallel processes (or threads) which execute thesam code. Under data paral-
lel execution, all processes perform collectively on the same data set (e.g. an array),
whereas each process operates on a different partition of the set. The data partitioning
is usually achieved by distributing the loop iterations across processes.
An example of exploiting data parallelism is given in figure 2.3. In this case, the
computation data of a loop, i.e. arraysA andB, are broken into four sub-sets which are
distributed across four parallel processes.
Pipeline Parallelism
When parallelising a program, there may be data dependencesthat must be respected.
Consider the code example given in figure 2.4.The code performs a chain of three




























Figure 2.5: The program shown in figure 2.4 is broken into three processes (a) which can
execute in parallel (b). Each node represents a process and the arc between two processes
represents the communication between them.
operations: (1) reading a chunk of data from a file, (2) manipulating the data and (3)
writing the processed data into another file. There are data dependences between two
successive operations, e.g. the input of the functionmanipulateis the output of the
functionread. As shown in figure 2.5(a), one can parallelise the program byoffloading
the three operations into three parallel processes of whichea process communicates
with its downward process through a data channel (i.e. pipe). B cause computation
data only flow in one direction between parallel processes, thi parallel pattern is called
pipeline parallelism.
Figure 2.5(b) shows the pipeline execution of the program. As can be seen from
this diagram, when thereaderprocess is reading the next data chunk, themanipulator
process can work on the last data chunk already received and the same goes for the
writer process; as a result, all processes can execute in parallel.
In a general form of pipeline parallelism, a number of processes perform partial
processing of data and then forward the partially processedresult to another process
down the pipeline for further processing. By forwarding data through the pipeline, pro-
cesses running with different code can execute in parallel.This is different from data
parallelism where all parallel processes execute the same code and no communication
is needed between processes.
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Figure 2.6: Examples of parallel execution of the sequential program (a) with task parallelism
(b) and stream parallelism (c). The sequential program repeatedly performs five operations (i.e.
functions). Task parallelism is achieved by executing the two independent functions in parallel.
Streaming parallelism is achieved by exploiting task, data and pipeline parallelism of the original
program.
Task Parallelism
Task parallelism can be viewed as a superset of data and pipeline parallelism, though
it is mainly applied at a coarse grain level, e.g. a function leve . From a single appli-
cation’s point of view, task parallelism means distributing different code segments (i.e.
tasks) across parallel processes. In the general case, the parallel processes can execute
independently (which is different from pipeline parallelism) or they have to commu-
nicate with others due to data dependences (which is different f om data parallelism).
Task parallelism is also different from data parallelism inthat independent processes
may execute different code.
Consider now the sequential execution of a program shown in figure 2.6(a). Ac-
cording to the diagram,F1 andF2 can be executed independently withF3 because the
outputs ofF1 andF2 will never be used byF3. Therefore, a task parallel execution










Figure 2.7: An example of how a stream process operates under streaming parallelism. In this
example, F3 reads a number of data items from F1 and F2, performs some computation on the
data and passes the processed data to F4.
of the program will be similar to figure 2.6(b). In this figure,S1spawns three parallel
tasks to execute the three functions, whereF1 andF2 execute in a pipeline parallel
fashion and they run independently withF3. Parallel executions of the three tasks are
synchronised byJ1.
Streaming Parallelism
Streaming parallelism can be regarded as a generic form of pipeline parallelism. Per-
haps the most important characteristic of stream parallelism is that the parallel program
operates repeatedly on a stream of data items, e.g. an audio stream. As illustrated by
figure 2.7, in streaming parallelism, a parallel task typically performs in a way that—on
each execution step—it reads one or more data items from one or more input streams,
processes the input data and passes the processed data to oneor more output streams.
Streaming parallelism is different from pipeline parallelism mainly in two aspects.
First of all, in classical pipeline parallelism, each parallel process has only one input
and one output while a task in the context of stream parallelism may have multiple in-
puts and outputs. Second, each process (except for the first process of the pipeline) in
pipeline parallelism is dependent on other processes, while some parallel processes in
streaming parallelism may be independent processes; so that we can make use of task
and data parallelism to execute them in parallel. In other words, streaming parallelism
contains task, data and pipeline parallelism.
Figure 2.6(c) is a streaming parallel execution of the sequential program shown
in 2.6(a). The majority of tasks have data dependence so thatthey execute in a pipeline
parallel fashion. Some of the tasks, however, are parallelisable with data or task paral-
lelism. For this specific example, data parallelism is achieved by breaking upF4 into
data parallel tasks and task parallelism is achieved by running the different branches
of the sequential program (F1 andF2, andF3) in a task parallel fashion.
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2.2.2 Parallel Programming Languages
To ease the burden of parallel programming, high level parallel programming lan-
guages isolate the platform-dependent implementations ofparallelism from the spec-
ification of parallelism. This is achieved by providing abstrac ions of the problem
domain and hiding details of the underlying platforms. Examples of parallel program-
ming languages include OCCAM [Corp, 1984], High Performance FORTRAN [FOR-
TRAN], OPENMP [Dagum and Menon, 1998], STREAMIT [Gordon et al., 2002],
CHAPEL [Chamberlain et al., 2007] and X10 [Saraswat et al., 2007]. In several appli-
cation domains, e.g. high performance computing and streaming processing, parallel
programming languages make the process of developing parallel applications simpler
and the code more understandable with respect to serial languages (e.g. C) and li-
braries (e.g. PTHREAD) [Gordon, 2010]. This section introduces two representative
programming languages that are used in this thesis.
OPENMP
1 #pragma omp f o r schedu le( s t a t i c )
2 f o r ( i = iend ; i >= i s t ; i−−) {
3 f o r ( j = jend ; j >= j s t ; j−−) {
4 f o r (m = 0 ; m< 5 ; m++) {
5 tv [ i ] [ j ] [m] =
6 omega ∗ ( udz [ i ] [ j ] [m] [ 0 ] ∗ v [ i ] [ j ] [ k + 1 ] [ 0 ]
7 + udz [ i ] [ j ] [m] [ 1 ] ∗ v [ i ] [ j ] [ k + 1 ] [ 1 ]
8 + udz [ i ] [ j ] [m] [ 2 ] ∗ v [ i ] [ j ] [ k + 1 ] [ 2 ]
9 + udz [ i ] [ j ] [m] [ 3 ] ∗ v [ i ] [ j ] [ k + 1 ] [ 3 ]




Figure 2.8: Using OPENMP annotations to express data parallelism. This loop is annotated as
a data parallel loop with OPENMP clauses. The scheduling policy of the loop is set to static
scheduling here.
OPENMP is a parallel programming standard that is widely used forexploiting data
parallelism. It provides a set of constructs to express bothparallelism and scheduling
policies. For example, with OPENMP the programmer can declare a loop as parallelis-
able by putting the “#pragma omp for” clause before the loop header (as illustrated
by figure 2.8). The iterations of the annotated loop will be distributed among several
worker threads when the program executes.
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For a data parallel loop that is computed by a number of workerthr ads, there are
four types of scheduling policies available in OPENMP:
1. STATIC: The loop iterations are evenly divided into chunks according to the
number of work threads. Each worker thread is assigned a separat chunk.
2. CYCLIC: Each of the loop iterations is assigned to a workerthread in “round-
robin” fashion.
3. DYNAMIC: The loop iterations are divided into a number of chunks with a
small size. Chunks are dynamically assigned to worker threads on afirst-come,
first-servedbasis as threads become available.
4. GUIDED: The loop iterations are divided into chunks such that he size of each
successive chunk is exponentially decreasing until the default minimum chunk
size, 1, is reached.
Figure 2.8 shows a data parallel loop with OPENMP clauses where the loop is
declared as a data parallel loop and the scheduling policy isspecified as static.
STREAM IT
STREAMIT [Gordon et al., 2002] is a high level programming language based on the
Synchronous Data Flow (SDF) model [Lee and Messerschmitt, 1987]. In STREAMIT,
computation is performed byfilters which are the basic computational units. Fil-
ters communicate through dataflow channels which are implemented as FIFO queues.
STREAMIT provides a simple means of constructing rich hierarchically parallel struc-
tures such aspipelineandsplitjoin. A splitjoin structure represents independent par-
allel execution paths that diverge from a common splitter and merge into a common
joiner.
A STREAMIT program may contain three types of coarse-grain parallelism: task,
data and pipeline parallelism. Task parallelism refers to different branches in a splitjoin
section, where each branch contains a number of filters, and the output of each branch
is never used by the other. Data parallelism is achieved by breaking up a “stateless”
filter into multiple filters. A filter is “stateless” if there are no data dependences be-
tween one execution of the filter and the next. It is the compiler’s decision to duplicate
“stateless” filters to introduce data parallelism. Pipelinparallelism is understood as
multiple chains of filters that are directly connected in a STREAMIT program.
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Figure 2.9: A STREAMIT code and its corresponding stream graph. There is a natural mapping
between the STREAMIT clauses and the structure of the graph.
Figure 2.9 shows the source code of the STREAMIT software FM radiobenchmark
and its corresponding stream graph. Each node in the stream graph is a task that can
execute in data or pipeline parallel fashion and communication between tasks is de-
fined by and restricted to the arcs between nodes. Concurrenttask parallelism can be
achieved by running the branches of the splitjoin section inparallel.
STREAMIT is a sophisticated language for describing streaming parallelism, which
has an accompanying compiler and benchmarks, making it suitable for the work pre-
sented in chapter 6.
2.3 Machine Learning Techniques
2.3.1 Terminology
The termmachine learningrefers to the design and implementation of algorithms that
allow computer machines to “learn”.
There are two major subdivisions of machine learning techniques. In one, called
supervised learning, the technique involves learning a function from a set of training
data. Each training example in the training data is a pair of input variables and a desired
output,(xi ;yi), wherex is ann-dimensional input vector of numerical values andy is
the output. The components of the input vectorx are calledfeaturesand the input
vectorx is referred as thefeature vector. The set of the feature vectors in the training
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X
Y f(x) y
Figure 2.10: A simple curve-fitting example. There are five training examples in this case. A
function, f , is trained with the training data, which maps the input x to the output y. The trained
function can predict the output of an unseen x.
data defines an abstract,n-dimensionalfeature spacewhere each point in the space is
ann-dimensional feature vector. The task of supervised learning is to make use of the
training data to learn a function,f that can accurately predict the corresponding output
of an unseenfeature vector. The functionf is called apredictivemodel. Depending
on the nature of the outputs, the predictive model can be eithr aregressionmodel for
continuous outputs or aclassificationmodel for discrete outputs.
This section uses a simple curve-fitting example, a regression problem, as presented
in figure 2.10 to explain some basic ideas of supervised learning. Suppose we are
given five data points shown as circles in this figure. Adhering to supervised learning
nomenclature, the set of five known data points is the training data set and each of the
five points that comprise the training data is called a training example. Each training
example,(xi ,yi), is defined by a feature vector,xi and a desired output,yi . Learning in
this context is understood as discovering the relation betwe n the inputs and the outputs
so that the predictive model can be used to make predictions for any new, unseen input
features in the problem domain. Once the function,f , is in place, one can use it to
make a prediction for a new input. The prediction is the valueof the curve that the new
input feature vector corresponds to.
In the other subdivision of machine learning, termedunsupervised learning, each
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example in the training data is a feature vector merely—there is no output. One form of
unsupervised learning isclustering, which divides up the feature vectors to a number
of subsets. An example of clustering problems would be imagecompression where
the input feature is a RGB value that represents an image pixel. A clustering algorithm
can be used to gather pixels with similar colours into one group. By doing this, we can
use only a few pixels of each group to represent all the pixelswithin that group without
losing much information.
2.3.2 Principal Component Analysis
Machine learning techniques use features to capture the essential characteristics of
a training example. Sometimes the feature space may have a very large number of
features; in other words, the dimensionality of the featurespace is high. One particular
hurdle in dealing with a high-dimensional feature space is that, in many case, it is
very difficult to build an accurate predictive model [Bishop, 2006]. Hence, it is of
interest to reduce the dimension of the feature space prior to applying machine learning
algorithms on the training data.
Principal component analysis (PCA) is a well-established dimension reduction tech-
nique [Pearson, 1901; Fodor, 2002]. In essence,PCAuses orthogonal linear transforma-
tions to reduce the dimensionality of a set of variables e.g.f atures. This is achieved by
finding a set ofprincipal component coefficientso generate a number of uncorrelated
combinations (calledprincipal components) of the original variables. The number of
principal components is less than or equal to the dimensionality of the original data.
The principal components are organised in a way that the firstcomponent accounts
for the greatest variability of the original data; the second e accounts for the sec-
ond greatest variability of the original data and so on. For many datasets, the first few
components usually account for most of the variance of the original data; therefore,
the original, high-dimensional data set can be representedwith a smaller number of
principal components without losing much of variance of theoriginal data.
Figure 2.11 demonstrates the use ofPCAto reduce the number of dimensions. The
input in this example is a three-dimensional space defined byM1, M2 andM3, as shown
in figure 2.11(a). Three components:PC1, PC2 andPC3, which account for the vari-
ance of the data, are firstly calculated. One can discover that two components,PC1
andPC2 actually contribute most to the variance of the data. Using oly these two
main components, one can transform the original, three-dimensional space into a new,



















Figure 2.11: Using PCAto reduce dimensionality of a three-dimensional data set. The principal
components are computed first (a). Then only the first two principal components are selected
and projected into a new two-dimenstional space (b).
two-dimensional coordinate system (as illustrated in figure 2.11(b)) while preserving
much of the variance of the original data.
2.3.3 Machine Learning Algorithms
This section gives an overview of the machine learning techniques that are used in this
thesis. It first introduces the artificial neural network—a supervised learning technique
that can be used for regression. Then, it describes two supervised learning techniques:
K-Nearest Neighbour and Support Vector Machines, which canbe used for classifi-
cation. Finally, it describes an unsupervised learning technique called K-Means—a
clustering technique that divides up the input data into a number of subsets (called
clusters) according to the similarity of features between each data point.
Artificial Neural Network
Artificial Neural Network(ANN) [Bishop., 1996] is a machine learning technique that
can model complex problems. A neural network contains an interconnected group of
nodes that are connected by weighted links among different layers. The output of a
node is determined by the weights and the function associated with the neuron. By
changing and updating weights using some adaptive algorithms, the neural network is
able to learn from the training data.

















Figure 2.12: A feed-forward network with multiple networks. This network contains three layers:
input, hidden and output.
This thesis makes use of a three-layeredANN to the predict the scalability of an
OPENMP program in chapter 5. Such a neural network is exemplified in figure 2.12.
As can be seen from this figure, data flows forward, from the input odes, through the
hidden nodes, and to the output nodes throughout the network.
The output of a feed-forward network is determined by its network function, f (x),
which is defined as a composition of several other functions,gi(x) :
f (x) = L(∑
i
wi ·gi(x)) (2.1)
wherewi is a vector of weights of theith layer andL is an activation function. The
activation function can be asigmoidfunction or alinear function. For instance, as-
suming the neural network shown in figure 2.12 uses a sigmoid function in the hidden









w1i, j ·xi)) (2.2)
wherew1 andw2 are the weights associated with the hidden and the output layers,
respectively.
When a network is trained using supervised learning, it is given a set of training
data. During the training phase, a learning method (e.g. aback-propagationalgo-
rithm [Russell et al., 1996]) updates the set of weightsw of each node according to
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some training goals. For example, one could train a network aiming to minimise the
mean squared error between the network’s output (i.e. the prediction) and the actual
output over the training data set.
K-Nearest Neighbour
K-Nearest Neighbour(KNN) [Beyer et al., 1999] is a supervised learning algorithm for
classification. InKNN, the class of the input is simply determined byK closest training
examples. For a given input,KNNfirst measures its distance to existing training data
in the feature space. Then, the input is classified by a majority vote of its neighbours.
As a result, the input is assigned to the class that is most common among itsK nearest
neighbours. WhenK is set to 1, the class of the input data is simply determined byits
nearest neighbour.
Support Vector Machines for Classification
Support Vector Machines(SVMs) [Boser et al., 1992; Cortes and Vapnik, 1995] are a
set of supervised learning methods. When being used for classification, a standardSVM
learns from a set of training data where each training example contains an input feature
vector and an output that belongs to one of two classes. As shown in figure 2.13, a
standardSVMattempts to construct a linear hyper-plane to separate the training data by
the maximum margin; in other words, it tries to divide two classes of the data with a
gap that is as wide as possible. Once the hyper-plane has beendetermined, the trained
SVMmodel predicts which class anewinput feature vector belongs to, through checking
which side of the plane the new input lies on.
The training data set forSVMcontains some labelled pairs,(xi ;yi), wherexi andyi
are the feature vector and the class label of theit training example, respectively. The
label indicates which class a training example belongs to. Theoretically, we can find
an infinite number of linear hyper-planes in the feature space to separate data, though
the separation may not be perfect. The task of aSVMtraining algorithm is to find a
hyper-plane that is likely to give accurate predictions forunseen data. This is achieved
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Small Margin
Figure 2.13: Separating data with a hyper-plane with a large margin. A SVMtraining algorithm
attempts to find a linear hyper-plane (i.e. the solid lines in this diagram) to separate the two
classes of the training data. The dashed lines drawn parallel to the hyper-plane defines the
distance between the hyper-plane and the closest training examples to the line. The distance
between the dashed lines is called the margin. The points that constrain the width of the margin
are called support vectors. In this diagram, the hyper-plane with a large margin is better than
the other one.
wherew is a coefficient vector that is perpendicular to the hyper-planes,C is a cost
parameter that indicates how much misclassification can be tolerated on the training
data,ξi is a slack variable which measures the degree of misclassification of the train-
ing examplexi , b is a constant value, andφ is a kernel function that is used to transform
the feature space of the training data.
Sometimes it is not possible to construct linear hyper-planes to clearly separate
training data on the original feature space. In this case, a krnel function can be used
to map the input feature vectorxi to a higher dimensional space where it may be easier
to find a linear hyper-plane to well separate the data. Among many kernel functions,
the radial basis function (RBF) is a reasonable first choice in general [Olson and Delen,
2008], which is defined as:
exp(−γ ‖ xi −x j ‖2),γ > 0 (2.4)
Figure 2.14 illustrates the use ofSVMwith theRBFkernel to classify two classes of
data points. In the original feature space shown in figure 2.14(a), it is impossible to
build a linear hyper-plane to separate data points without misclassifying data. By map-
ping them into a higher-dimensional space shown in figure 2.14(b), we can easily find
a linear hyper-plane with a large margin between the two classes of data. This results
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Figure 2.14: Classifying data with SVMusing the RBFkernel. It is impossible to construct a linear
hyper-plane on the original feature space (a) to separate data points without misclassification.
By mapping the original feature space into a higher-dimensional space using the RBFkernel (b),
we can find a linear hyper-plane to separate data with a large margin. This leads to a non-linear
separation on the original feature space (c).
in a non-linear classification on the original feature spacewhich clearly separates the
data into two classes.
The formulation of the standardSVMgiven in equation 2.4 is based on an assump-
tion that there are only two classes in the training data. ThestandardSVMcan be
extended to solve the multi-class problem where the number of classes is greater than
two. One way of doing so is to convert the multi-class probleminto multiple binary
classification problems where each problem yields a binary classifier. For example,
for anN-class problem we can buildN binary classifiers, one for each class. Theith
classifier will be trained to classify whether the data belongs to theith class or not.
When making a prediction for a new input, theith classifier gives a score to indicate
its confidence that the input belongs to theith class and the classifier with the highest
confidence determines the class of the input.
K-Means
As an unsupervised learning technique,K-Meansuses a measure of similarity between
feature vectors in order to split them into closely associated groups [Nilsson, 1996].
The simplest similarity measure involves defining adistancebetween data points in the
feature space. The distance measure can be the ordinary Euclidean distance between
two data points in the feature space, but other metrics can also be used.
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As indicated by its name, K-Means groups given data intoK clusters. The objective
of K-Means is to minimise the within-clustersum of squaresof the cluster members,






‖ x j −µi ‖
2 (2.5)
wherex j is the jth data point in theith cluster,Ci , andµi is the centre (called centroid)
of clusterCi .
Essentially, K-Means is an iterative optimisation algorithm, running as two phases
which are repeated until the clusters are converged or the maximum number of it-
erations is reached. The algorithm begins with a random assignment ofK different
centroids, then starts its iterative procedure:
Phase 1For each data point, calculating its distance to each of theK clusters’ cen-
troids and then assigning it to the cluster with the closest distance.
Phase 2For each cluster, adjusting the cluster centroid accordingto the average dis-
tance over all data points that belong to the cluster.
This process iterates until cluster membership (and hence cluster centroids) is stable.
As a result, the algorithm chooses a set of centroids and assigns each point to the cluster
according to its distance to the cluster centroid. In figure 2.15, a K-Means algorithm
is used to gather data points into three clusters. The algorithm groups data points that
are close to each other into a cluster.
2.4 Evaluation Methodology
This section describes the methods used throughout the thesis to evaluate the perfor-
mance of the proposed approaches and the relationship between features and outputs.
2.4.1 Cross-validation
Cross-validationis a statistical method used to evaluate the accuracy of supervised
learning techniques [Laan and Dudoit, 2003]. It is a method for assessing how well a
supervised learning technique will perform onnewdata that has not been seen in the
training phase.
This thesis uses a standard cross-validation technique namd leave-one-out cross-
validation(LOOCV) [Bishop, 2006] to evaluate all proposed supervised-learning-based
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Figure 2.15: Using K-Means to group data points into three clusters. Membership of a cluster is
determined by the distance of each data point to the cluster centroid in the feature space.
models. For a given training data set that containsN examples,LOOCVfirst removes
one example from the data set, trains a model with the reminding N− 1 examples,
and then uses the trained model to make a prediction for the remov d example. This
procedure is repeated for each example in turn and the accuracy of the technique is
derived by computing the average prediction errors of all examples .
2.4.2 Relative Performance
In practice, it is often desired to evaluate an approach by assessing how close its perfor-
mance is to the performance achieved by another approach. This thesis uses a metric
called “relative performance” to evaluate the closeness ofper ormance between two
approaches.
As mentioned before, this thesis aims to reduce the execution time of parallel ap-






whereTA andTB are performance delivered by approachesA andB respectively.
In terms of evaluating the execution time, this is a “larger is better” metric. When
p is above 100%, it means approachA achieves better performance when compared to
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approachB. Whenever it is possible, we often wish to compare one approach to the
oracle that always delivers the upper bound performance. Inthis scenario, the higher
the performance relative to the oracle, the better the performance an approach has and
100% means it achieves the best performance.
2.4.3 Correlation Coefficient
The intuition of using supervised learning in solving compilation problems is that sim-
ilar strategies can be used to optimise similar programs as long as the features can
accurately capture similarity between programs. That is toay, it is expected that
there is some kind of correlation between features and the exp cted outputs. It is
desired to quantify this relation. One possible way of doingthis is using thecor-
relation coefficient, a mathematical measure of the correlation between two random
variables [Rodgers and Nicewander, 1988]. This coefficientis used for analysing the
relationship between the feature vector and the optimisation scheme in chapter 6.
In correlation coefficient, the relation between two randomvariables:X andY, is
closely related to theircovariancewhich is defined as:
Cov(X,Y) = E[(X−E[X])(Y−E[Y])] (2.7)
whereE[X] andE[Y] represents the expected values ofX andY respectively.





whereσX andσY are the standard deviations for variablesX andY respectively. The




The correlation coefficient takes a value between−1 and 1. The greater the mag-
nitude of the correlation coefficient is (ignore the sign), the stronger the correlation
between the two variables will be. A correlation coefficientof 1 means that the two
variables are perfectly correlated; that is, if one grows sodoes the other. A correlation
coefficient of−1 means that the variables are perfectly inversely correlated; that is, if
one grows the other falls. A correlation coefficient of zero means that there is no linear
relationship between the two variables.
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2.5 Summary
This chapter has introduced multi-core architectures, parallel paradigms, high level
parallel programming languages and machine learning techniques that are used in this
thesis. It has also introduced the evaluation methodology and metrics which are used




This chapter describes the work that is relevant to this thesis. The first section re-
views heuristic- and analytical-based mapping techniquesused in static compilers.
Section 3.2 investigates iterative compilation techniques that search the best compiler
options. Next, section 3.3 examines predictive compilation echniques that directly
predict the impact of an optimisation option. Then, section3.4 discusses runtime adap-
tation approaches which dynamically schedule parallelismu ing runtime information.
Finally, section 3.5 summarises this chapter.
3.1 Heuristics
The problem of parallelism mapping has been proven to be NP-complete [Indurkhya
et al., 1986]. This means that finding an optimal solution byexhaustivelysearch-
ing a space of all possible mapping options is time consumingand may be infeasible
in reality [Kisuki et al., 1999; Stephenson, 2006]. For thisreason, compiler design-
ers have used human intuition and manual trial-and-error experimentation to develop
compiler heuristics1 that find a sub-optimal (instead of optimal) solution at reasonably
constrained compile time.
There is usually a strong relationship between heuristics and analytical methods
which use a set of formulae to model programs and the target architecture. As illus-
trated in figure 3.1, a compiler heuristic can rely upon an analytic l model to make
compilation decisions. The basic idea consists of constructing an analytical-based cost
and objective function to steer the process of compilation [Yotov et al., 2003; Stephen-
1This thesis refers heuristics as a human-experience-basedmechanism that is used for problem solv-
ing.
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Figure 3.1: Compiler heuristics often use analytical models to evaluate various intermediate
forms of the input program during the compilation process so as to generate a final binary.
son, 2006]. Each time the compiler is invoked, an analyticalmodel is used to esti-
mate the benefit of a certain compilation option; based on theestimated information,
a search algorithm iteratively traverses the space, searching for a program version that
has better estimated performance than the best-so-far.
There has been an extensive body of research on constructingcompiler heuristics
and analytical models to map parallel programs onto parallel rchitectures. This sec-
tion provides a review of some of the proposed techniques on mapping data, task,
pipeline and streaming parallelism.
3.1.1 Mapping Data Parallelism
There is much research on applying loop level transformations t achieve data paral-
lelism while trying to manage the overhead associated with the parallel execution. A
good survey of loop level transformations can be found in [Wolf and Lam, 1991].
SUIF [Hall et al., 1996] and POLARIS [William et al., 1996] are probably two of
the most widely known research parallelising compilers. The two compilers use similar
heuristics to decide whether a loop is profitable to be parallelised. Both heuristics count
the number of operations and iterations of a loop and only parallelise the loop if the
number of operations per iteration is greater than a given threshold. The two compilers
also use simple analytical models to estimate the computation nd communication of
a data parallel loop, through counting the number of operations and array-based mem-
ory access, respectively. Based on this statically estimated information, the compilers
decide how to distribute the loop iterations across parallel thr ads.
The IWRAP compilation system uses a set of formulae to estimate the communi-
cation cost when partitioning a data parallel loop onto multiprocessors [Balasundaram
et al., 1991]. Similarly, in the OPENUH compiler an analytical model is used to esti-
mate the communication to computation ratio in order to find the suitable parallelism
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granularity [Liao and Chapman, 2007]. In essence, these appro ches are analytical and
their success depends on how accurately the analytical model can predict the commu-
nication and computation of a given program on the underlying hardware.
Lee et al. propose a scheme to map data parallel applicationsonto simultaneous
multithreading (SMT) multiprocessors [Lee et al., 2010]. Their approach uses static
cost models to make mapping decisions at compile time and runtime. At compile time
their approach removes parallel loops that only contain a smll amount of work. At the
runtime their static models use runtime information (e.g. cache miss rates) to determine
whether parallel execution of a data parallel loop is profitable and to decide how many
threads should be used to execute a loop.
Recently, an attempt to model executions of parallel programs on the CELL multi-
core processor has been made by Blagojevic et al. [Blagojevic et al., 2008]. The effec-
tiveness of the proposed model is demonstrated by using it tomap two computational
phylogenetic applications to a CELL platform.
Since an accurate performance model is often crucial to compiler heuristics, a num-
ber of analytical models have been proposed to model parallel applications [Valiant,
1990; Fahringer et al., 1992; Anderson and Lam, 1993; Fahringe , 1995; David et al.,
1996; Barnes et al., 2008]. The main shortcoming of static performance models is that
building such a model requires low-level, detailed knowledg about the underlying
hardware [Dubach, 2009]. Therefore, once the target platform has changed, the model
must be re-tuned in order to adapt to changes in hardware configurations.
Some implementations allow the programmer to specify different parallel versions
in the program source and the compiler tries to pick the best one f r a particular runtime
environment [Balasundaram et al., 1991; Rauber and Runger,2000]. However, such
approaches place a large burden on developers who have to provide a comprehensive
set of program versions for all possible execution environme ts, if good performance
is desired.
Other static mapping techniques have been developed to map dat parallel loops,
but either with different optimisation objectives or targeting different parallelism lev-
els [Aiken and Nicolau, 1988; Gasperoni et al., 1989; Wolf etal., 1996; Liu et al.,
2009]. However, there is not one single heuristic that consistently outperforms others
and the best heuristic frequently varies across platforms [Sadayappan and Erçal, 1988;
Ruttenberg et al., 1996]. A good review about using heuristics and analytical models
to map data parallelism is given in [Gupta et al., 1999].
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3.1.2 Mapping Task, Pipeline and Streaming Parallelism
Heuristics and analytical models have also been applied to mapping complicated paral-
lel paradigms, such as task, pipeline and streaming parallelism, because their inherent
complex parallel structures often imply a large and complexd sign space [So et al.,
2002; Gordon et al., 2006].
Task Parallelism
One early work on statically mapping task parallelism is made by Sarkar and Hen-
nessy [Sarkar and Hennessy, 1986]. Essential to their compiler-based approach is a
static cost function that estimates the communication costand computation time of a
parallel application. To compile the input program, the compiler first expands the pro-
gram graph to fully expose parallelism. Next, for each parallel task of the expanded
program graph, its computation and communication are givenby an analytical model.
Based on this estimated information, a greedy search algorithm splits up the program
graph into regions, through iteratively decreasing the critical path length of the program
graph. The partitioned regions are then allocated to threads. The premise of using a
greedy algorithm is that by reducing the length of the critical path, the execution time
of the input program can be minimised in many cases.
Because static cost models cannot always give accurate estimations, some re-
searchers have proposed the use of profiling information as feedback to build an ana-
lytical model that can accurately predict the behaviour of the input program. For ex-
ample, Subhlok et al. have proposed a feedback-driven mapping approach to compile
data parallel applications [Subhlok et al., 1994]. For an input program, this approach
first uses profiling information to build a set of program-specific models that can cap-
ture the program’s behaviour on the target platform. Using the built models, a search
heuristic chooses a program version that gives the best estimated performance for the
input program.
Pipeline Parallelism
Thies et al. have developed an interactive framework that can help developers manually
parallelise a sequential program and then map the parallelised program onto the under-
lying platform [Thies et al., 2007]. Using the framework, the developer is responsible
for providing a partition of the program by marking the pipeln stages of the program
source using annotations. Given a marked program, the framework uses dynamic pro-
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filing to track the communication patterns between pipelinestages. By analysing the
profiling results, the framework presents the communication trace as a stream graph to
the programmer—the graph helps him to understand the quality of the partition. Based
on the automatically generated stream graph, the programmer can adjust the partition
of the pipeline stages until a result that meets some predefined constrains is generated.
In essence, this is a semi-automatic mapping approach becaus the program partitions
are manually provided by the programmer and the quality of a partition is determined
by the programmer as well.
Raman et al. address the problem of allocating threads to pipeline parallel appli-
cations at the basic block level [Raman et al., 2008]. To simplify the problem, their
approach only allows one data-parallel stage of the pipeline to be allocated to multiple
threads. Their approach uses a greedy-based partitioning heuristic to iteratively merge
DOALL (i.e. data parallel) basic blocks until no merging operation is available. As a
result, the DOALL basic block with the longest estimated execution time is assigned
to multiple threads (so that the execution time of that basicblo k can be minimised)
and the remaining pipeline stages are allocated to a single thread.
Recently, Navarro et al. construct an analytical model to determine parallel con-
figurations, i.e. the number of pipeline stages and communication rates, for pipeline
parallel applications [Navarro et al., 2009]. This approach ims to achieve better load
balance by applying two techniques: (a) pipeline stage collapsing and (b) dynamic
scheduling. The authors have implemented an analytical model based on queuing the-
ory to predict the execution time of a pipeline parallel application. The model is a
straightforward approach that takes only the throughput and communication delay of
each pipeline stage into account. But, as shown in chapter 6,such a simple approach
fails to give robust performance for general applications.
Streaming Parallelism
The ACOTES compiler maps parallelism onto streaming processors by using a static
graph partitioning heuristic [Munk et al., 2010]. The heuristic first simulates the input
programs to obtain the computation and communication cost.Then, a search algorithm
maps the input program onto processors by performing a two-sep iterative search.
The search algorithm first breaks up the input program graph into several sub-graphs
and assigns each sub-graph onto processors; it then refines the partitioned graph by
merging tasks to adjust the critical path of the graph. The two phases are repeatedly
carried out by the search algorithm until the predefined criteria are met.
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The STREAMIT compiler provides two stream graph partitioning heuristics for
mapping stream programs onto multi-cores: a dynamic-programming-based and a
greedy-based partitioner [Thies et al., 2002; Thies, 2009]. Both are based on static
estimations of the computation and the communication costson a particular platform.
The dynamic-programming-based partitioner automatically expands or collapses the
program graph as long as the expected load balance improves.By contrast, the greedy-
based algorithm does not expanding tasks and instead, it itera iv ly merges two tasks
that have the least estimated work until the number of the genrated threads is equal to
the number of hardware processors or no tasks can be merged.
The Stream Graph Modulo Scheduling (SGMS) framework orchestrates the paral-
lel executions of streaming applications on the CELL processor [Kudlur and Mahlke,
2008]. SGMSuses integer linear programming (ILP ) formulae to transform the input
program by aiming to overlap the communication and computation. TheILP formula
estimates the computation and communication of a transformation. Given the formu-
lae and some program-dependent parameters, anILP solver iteratively evaluates the
quality of each transformation based on the estimation benefit and cost. Adhering
to some constraints, theILP solver chooses one transformation that best matches the
predefined optimisation target. A similarILP -based approach has also been used to
generate partitions for streaming applications but targets GPU architectures [Udupa
et al., 2009]. The major drawbacks of theILP -based approaches are that formulating a
ILP model requires expert knowledge about the underlying archite ture as well as the
problem domain, and aILP solver typically takes a long time to generate a solution
too [Ruttenberg et al., 1996].
More recently, Manley and Gregg improve data locality and data parallelism of
stream applications by performing code vectorization [Manley and Gregg, 2010].
Their compiler uses existing vectorization techniques (e.g. code pattern matching) to
transform the high-level streaming kernel code into vectorinstructions. The experi-
mental results show that vectorization can lead to significantly performance improve-
ment for some stream applications on the x86 architecture.
3.1.3 Summary of Heuristic- and Analytic-based Schemes
Fundamentally, heuristics and analytical models are basedon the developers’ view
about the most significant cost of the target platforms and programs. An in-depth
knowledge of the hardware and applications is needed in order to achieve satisfac-
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Figure 3.2: Iterative compilation uses profiling information as feedback to generate code.
tory performance. While these techniques can be effective on the designed platforms,
their success hinges on the quality of the human-crafted methods. As today’s complex
systems are difficult to model, it is unlikely that a human-costructed heuristic can
adequately describe the cost and benefit of a compilation option [Stephenson, 2006].
Moreover, because of the extensive use of low-level knowledge, porting a heuristic
onto a new platform is difficult—which often implies intensive human effort [Hoover
and Zadeck, 1996]. The next section describes iterative compilation techniques that
can adapt to a platform through compiling and executing manydifferent versions of
the input program and then choosing the most efficient one.
3.2 Iterative Compilation
Iterative (or feedback-directed) compilation techniquescompile programs based on
the empirically measured performance on the target machine[Kisuki et al., 1999].
Figure 3.2 shows a typical iterative compiler, which generates multiple versions of the
input program, runs them on the actual hardware (or a simulator), uses the measured
performance as feedback and selects the version that has thebest measured perfor-
mance.
Despite some early works in this field which did use exhaustive search to generate
solutions [Massalin, 1987; Bernstein et al., 1989], many researchers have realised that
to exhaustively search the vast compilation space generally is infeasible [Stephenson,
2006]. Instead of searching the whole compilation space, some ther approaches first
prune the compilation space and then only perform searchingon the most profitable
areas in space.
One of the most widely used iterative search techniques is probably the genetic
algorithm. For example, the GAPS framework developed by Nisbet uses genetic algo-
rithms to find the best loop transformations in order to minimse the execution time of
FORTRAN programs [Nisbet, 1998]. Cooper et al. at Rice University were among the
first to use genetic algorithms to reduce the code size on embedded systems [Cooper
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et al., 1999]. Their approach is able to improve a compiler that has optimisation phases
up to 12, which translates to a search-space size of 1012. Their approach achieves im-
pressive reductions over a standard hand-tuned heuristic.Stephenson et al. use genetic
algorithms to tune compiler heuristics, which include hyper-block formation, register
allocation and data prefetching [Stephenson et al., 2003].Under their setting, the in-
termediate search result is evaluated in a simulator. This appro ch is able to improve
hand-tuned heuristics of the Open Research Compiler [Compiler], demonstrating the
efficiency of iterative compilation techniques.
Kisuki et al. propose an interesting approach to select looptile sizes and un-
roll factors by aiming to improve data locality and to exposeinstruction level par-
allelism [Kisuki et al., 2000]. They implemented several iterative compilation tech-
niques, including genetic algorithms, simulated annealing, grid search, window search
and random search, to select loop parameters. Their experimental results show that by
dynamically adjusting the search strategies during the process of iterative compilation,
an iterative compiler can outperform several well-known static heuristics.
Pouchet et al. design a search algorithm based on genetic programming to rapidly
search the loop transformation space that is defined by a polyhedral model [Pouchet
et al., 2008]. Fundamentally, their algorithm is an iterative compilation technique that
uses the measured execution time as feedback to direct the search. Their technique
performs, on average, 2.46x better than a human-generated heuristic. Similar search-
based techniques have also been used to schedule instructions [Beaty, 1991] and to
find good compiler flag settings [Hoste and Eeckhout, 2008].
Almagor et al. characterise the compilation space of compiler flag settings so as to
compare different iterative search techniques [Almagor etal., 2004]. By enumerating
different compiler flag settings, they conclude that biased, ampling-based search tech-
niques are able to choose good compiler optimisation options. However, they believe
that the long-term goal should be building a model that directly predicts the optimisa-
tion goal by using only a few (ideally, zero) times of programexecution.
The STREAMIT compiler used to have a graph partitioner based on a simulated
annealing algorithm—an iterative search technique. This graph partitioner is used
to distribute workloads onto the TRIPS multi-core processor [Gordon et al., 2002].
Their implementation supplies the annealing algorithm with three architecture-specific
parameters: a cost function, a perturbation function and a set of legal layouts. How-
ever, this approach is abandoned in the latest release of thecompiler because simulated
annealing typically takes a long time to generate a solution.








Figure 3.3: Using prior knowledge, a predictive compiler can predict the impact of certain com-
pilation options without actually applying them.
Recently, Dave and Eigenmann propose an auto-tuning framework to select prof-
itable data parallel candidates on multi-core platforms [Dave and Eigenmann, 2009].
This framework generates different combinations of parallel nd serial loops, uses pro-
filing runs to measure the whole-program execution time and then selects a version
with the best performance.
Essentially, iterative compilation techniques iteratively t st multiple code versions
of the target program. Evaluating a program version involves compiling and executing
the code, which inevitably introduces compilation overhead. Although the compila-
tion space can be pruned, a search is still required for each new program. Predictive
schemes presented in the next section, however, use prior knowledge to directly pre-
dict the best optimisation setting so that excessive executions of a new program can be
avoided.
3.3 Predictive Modelling
In contrast to iterative compilation, predictive modelling techniques predict the im-
pact of optimisations without actually applying them. As shown in figure 3.3, this is
achieved by utilising prior knowledge that is obtainedoff-line from executing many
training benchmarks with different compiler options. Thissection examines various
predictive compilation approaches that have been developed in the past.
Calder et al. pioneered the use of predictive modelling to solve compilation prob-
lems [Calder et al., 1997]. They make use of supervised learning techniques to perform
branch predictions. In particular, they use artificial neural networks and decision trees
to predict which branch paths are likely to be taken. Using static code features, their
approach achieves an accurate prediction rate as 80% compared with 75% which is
obtained by the best heuristic at the time.
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Moss et al. use supervised learning techniques to learn how to schedule instructions
of a ready work list [Moss et al., 1998b]. Using program features, their approach
outperforms the scheduling heuristics provided by a production ompiler and achieves
almost the same level of performance compared to the best instruction scheduler at that
time. However, because of the combinatorial number of permutations of instructions,
their approach only applies into a fixed, relatively small number of instructions. In fact,
the authors recognise that it is difficult to cast the probleminto a supervised learning
form when the number of instructions is unlimited.
Stephenson and Amarasinghe make use of two supervised classifi ation tech-
niques, K-Nearest Neighbour and Support Vector Machines, to choose a loop unroll
factor for a sequential programs [Stephenson and Amarasinghe, 2005]. Their approach
only achieves 5% of performance improvement over the default heuristic used by the
compiler.
Dubach et al. propose using machine learning techniques to construct portable
compilers for sequential programs [Dubach et al., 2009]. Using a K-Nearest Neigh-
bours classifier, their predictive model predicts what compiler settings are good for the
input program on a given microarchitecture configuration. Their approach is able to
achieve 67% of performance found by using 1,000 evaluationsof a single program.
With their techniques a new compiler can automatically adapt to the change of mi-
croarchitecture configurations.
In recent years several works have made use of regression to optimise parallel
applications. For example, Curtis-Maury et al. develop a regression-based model to
adjust the OPENMP threads in the context of energy saving [Curtis-Maury et al., 2006].
Their model dynamically samples the execution informationof a program and uses
hardware performance counters as parameters to make a prediction. Their approach
achieves impressive accuracy in ranking configurations. Another example is the Qilin
compiler which distributes loop iterations between CPUs and GPUs using regression-
based predictions [Luk et al., 2009]. The Qilin compiler builds a regression model
by executing the input program with several program inputs.The model is used to
estimate the performance of a loop distribution setting forthe same program but with
different inputs.
This section has introduced several predictive modelling techniques that are used
in static compilers. The next section reviews runtime adaptation approaches that make
use of runtime information to dynamically map and schedule compiled parallel appli-
cations.
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3.4 Runtime Adaptation
Runtime adaptation dynamically schedules an application according to runtime infor-
mation, such as the number of available processors of the runtime environment and the
observed execution information of the program. This is different from static compi-
lation techniques which make decisions prior to the beginning of program execution.
This section discusses some prior works about using runtimeinformation to dynami-
cally schedule parallel applications on parallel architectures.
Hummel et al. propose a scheme calledfactoringto schedule data parallel loops in
a cluster environment [Hummel et al., 1992]. With their technique the iterations of a
loop are first divided into a number of batches where different batches have different
numbers of iterations. Batches are organised in a way that each b tch contains aN
times greater number of iterations than its next successivebatch. When the loop is
being executed, each parallel task will first be given a chunkthat has the largest num-
ber of iterations and then the remaining chunks are distributed to tasks in a first-come,
first-served fashion. By doing this, an early-finished task can perform computation on
the next chunk of data quickly without waiting for the unfinished tasks. Essentially,
factoring is a trade-off between a fixed-size chunk-partition ng scheme and a dynamic
scheduling scheme (where the chunk size is fixed to one). Similar loop scheduling
schemes include Guided Self-Scheduling [Polychronopoulos and Kuck, 1987] and Dy-
namic Self-Scheduling [Fang et al., 1990].
Corbalán et al. have developed a runtime system to dynamically assign OPENMP
loops to physical processors [Corbalán et al., 2000]. The system uses an iterative algo-
rithm to allocate processors to a parallel loop. Initially the system allocates a certain
number of processors to the loop and measures its execution time via sampling. Using
the sampling information, an analytical model is used to estimate the potential per-
formance gain when assigning additional processors to the loop. Using the estimated
information of different processor assignments, the runtime allocates a certain number
of processors, which gives the best estimated performance,to the target loop.
GALOIS is a programming model that offers a set of C++ templates to specify par-
allel tasks [Kulkarni et al., 2007]. The GALOIS systems also has a runtime scheduler
that adopts a naı̈ve dynamic technique to schedule tasks according to the programmer-
specified task priority.
Work-stealing is a technique for scheduling parallel tasks[Blumofe and Leiserson,
1999]. In work-stealing under-utilised worker threads attempt to “steal” jobs from
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Table 3.1: Summary of static mapping techniques.
Techniques Human Effort Compilation Overhead Portability
Heuristics Intensive Low Poor
Iterative Compilation Little Expensive Good
Predictive Modelling* Little Low Good
* This thesis makes use of predictive modelling techniques tomap data and streaming parallelism. This is
contrast with previous works where predictive modelling techniques are mainly used to optimise sequential
programs.
other threads, which allows an idle worker thread to performso e of the tasks that are
pre-assigned to other threads. Work-stealing has been succe sfully applied in many
parallel programming models such as CILK [Blumofe et al., 1995] and Intel Thread
Building Blocks [Blocks].
Runtime adaption is also useful in scheduling stream applications. For example,
the FLEXSTREAM system re-maps a compiled stream program “on-the-fly” accord-
ing to the number of available processors on the underlying platform [Hormati et al.,
2009]. Another interesting approach is made by Aleen et al. who combine dynamic
profiling information and static estimation to predict the dynamic behaviour of a stream
application [Aleen et al., 2010]. The profiling informationis used at the runtime execu-
tion stage to dynamically adjust the parallel pipeline in order to achieve better runtime
load-balance. This approach first uses dynamic informationto identify which parts
of the program account for the variance of execution time when different input data
sets are used. A lightweight, program-specific runtime is built ased on the off-line
profiling information. When the same program runs with a different input, the runtime
scheduler will predict the future execution paths and the program’s execution time by
looking at the already executed paths. The predicted runtime and execution paths are
then used for dynamically assigning pipeline stages to processors.
3.5 Summary
This chapter has presented prior works that are related to parallelism mappings and
machine-learning-based compilation. Table 3.1 briefly summarises previous works on
the field of static compilation.
Traditionally, many static compilers rely upon either hardwired, platform-specific
heuristics which are difficult to be ported onto a new platform, or iterative compilation
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schemes that have expensive compilation overhead. By contrast, his thesis uses ma-
chine learning techniques to automatically construct predictive models to map parallel
applications at compile time. Machine learning makes it possible to construct mapping
models that automatically evolve and adapt to architecturechange and deliver scalable
performance.
Prior works on predictive compilation are mainly restricted o sequential programs
that run on single-core processors. In contrast to previoustechniques, chapters 4 and 5
will present two novel predictive techniques that map data pr llelism across different
multi-core platforms.
Furthermore, predictive modelling techniques applied in previous compilers have
been mostly limited to relatively straightforward problems where the target to predict
is fixed, e.g. determining compiler flag settings [Cooper et al., 1999] or loop unroll
factors [Stephenson and Amarasinghe, 2005]. This is different from the work pre-
sented in chapter 6 where the number of partitioning operations of a stream program
is essentiallyunbounded.
Finally, developing an accurate predictive model requiressufficient benchmarks.
Prior works have only made use of existing domain-specific benchmarks developed by
expert programmers. This is, however, no longer feasible for emerging parallel pro-
gramming languages where the application code base is relatively small. Chapter 6 will
present a synthetic benchmark generator which automatically produces many training
benchmarks.
Chapter 4
Mapping Data Parallelism: Identifying
Profitable Parallel Candidates
This chapter presents a machine-learning-based techniqueto id ntify profitable data
parallel candidates of an already parallelised program, which is an important step to-
wards efficient and portable parallelism mappings. It is organised as follows. Sec-
tion 4.2 motivates the importance of selecting profitable parallel candidates. Sec-
tion 4.3 explains how a predictive approach is formulated. Then, section 4.4 describes
the experimental setup. Finally, section 4.5 discusses theexp rimental results1 before
section 4.6 concludes the chapter.
4.1 Introduction
One particular problem of compiling a parallel program is that, dependent on the rel-
ative costs of communication and computation of the target platform, not all of the
parallel candidates (or tasks) are beneficial to the overallparallel execution. In fact,
some research has demonstrated that even well-structured pa allel applications may
run slower than their serial counterparts, if the compiled binary contains unprofitable
parallel sections which cannot amortise the overhead (e.g.thread management and
communication costs) associated with the parallel execution [Voss and Eigenmann,
1999]. Therefore, a compiler has to determine what parallelcandidates are profitable
to be parallelised, prior to applying some optimisations. For many cases, the prof-
itability of a parallel candidate has a strong relationshipwith how it is scheduled [Bull,
1The work presented in section 4.5 has been conducted in collaboration with Georgios Tournavitis
at the University of Edinburgh. The experiments have made use of the profile-driven auto-paralleliser
developed by Tournavitis.
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1999]; that is, some candidates are only profitable to be parallelised when the right
scheduling policy is used. For this reason, the compiler should take the scheduling
policy into account when evaluating the profitability of a parallel candidate.
Despite achieving much progress over the past decades, today’s st tic compilers are
still incapable of efficiently detecting the profitability of data parallel candidates [Dave
and Eigenmann, 2009]. One important reason is because of thesimple models em-
ployed by the compilers [Hall et al., 1996; William et al., 1996]. For instance, the Intel
ICC compiler [Intel, a], which is probably the best commercial prallelising compiler to
date, counts the number of instructions and iterations of a lop and decides whether to
parallelise the loop based on a user-defined instruction-iterat on-ratio threshold. How-
ever, as shown in section 4.2, a simple, human-derived heuristic is not sufficient enough
to separate profitable loops from those that are not. Alternaively, auto-tuning frame-
works can find the best combination of serial and parallel candidates by executing
many different versions of the program on the target machine[Dave and Eigenmann,
2009]. But, due to the nature of these approaches, expensiveoverhead will be added
into the compile time [Kisuki et al., 1999]. Some implementations insert a runtime into
the compiled code, which uses dynamically sampled information to decide whether to
serialise a data parallel loop or not [Rauchwerger and Padua, 1995; Voss and Eigen-
mann, 1999]. Nonetheless, the impact of scheduling policies has been neglected by
these schemes and their dynamic checking scheme comes at a cost of runtime over-
head.
In contrast to previous techniques, this chapter presents an automatic technique to
select profitable data parallel candidates at compile time,which can be easily ported
onto a new multi-core platform. Rather than relying on hand-crafted techniques that
require expert insight into the relative costs of a particular architecture, this chapter
describes a machine-learning-based (ML-based) technique to decide if a data parallel
candidate is profitable to be parallelised and with what scheduling policy the best per-
formance is likely to be achieved.
4.2 Motivation
This section demonstrates that choosing the profitable dataparallel candidate2 has sig-
nificant impact on performance on multi-core platforms.
2Since the experiments in this chapter consider only data parllel loops, we use the terms ”data
parallel candidate” and ”data parallel loop” interchangeably.
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1 #pragma omp f o r reduc t ion ( + : sum ) p r i v a t e ( d )
2 f o r ( j =1 ; j <= l a s t c o l− f i r s t c o l −1; j ++) {
3 d = x [ j ] − r [ j ] ;
4 sum = sum + d∗ d ;
5 }
Figure 4.1: Despite its simplicity, mapping of this parallel loop taken from the NAS CG bench-
mark is non-trivial and the best-performing scheme varies across platforms.
In figure 4.1, a parallel reduction loop originating from theparallel NAS conjugate-
gradient (CG) benchmark [Bailey et al., 1991] is shown. Despite the simplicity of the
code, compilation decisions are non-trivial. For example,arallel execution of this
loop is not profitable for the CELL platform due to high communication costs between
processing units. In fact, the parallel execution results in a massive slowdown over
the sequential version for the CELL for any scheduling policies. On the Intel XEON
platform parallelisation can be profitable, but this depends strongly on the specific
OPENMP scheduling policy. The best scheme (i.e. STATIC) resultsin a speedup of
2.3 over the sequential code and performs 115 times better than the worst scheme
(i.e. DYNAMIC) that slows the program down to 2% of its original, sequential perfor-
mance. This example shows that determining whether a parallel c ndidate is profitable
to parallelise has a significant impact on performance and the optimal scheme varies
from architecture to architecture.
Separating profitable candidates from those that are not is achallenging task. As
we can see from this example, incorrect classification will result in missed opportuni-
ties for profitable parallel execution or even in a slowdown due to an excessive syn-
chronisation overhead. Traditional parallelising compilers, such as SUIF-1 [Hall et al.,
1996], POLARIS [William et al., 1996] and Intel ICC employ simple heuristics based
on the iteration count and the number of operations in the loop body to decide whether
or not a particular parallel loop candidate should be executed in parallel. However,
as shown in figure 4.2, such a naı̈ve scheme is likely to fail and misclassification will
occur frequently. A simple work based scheme would attempt to separate the prof-
itably parallelisable loops by a diagonal line as indicatedin the diagram in figure 4.2.
Independent of where exactly the line is drawn there will always be loops misclassified
and, hence, potential performance benefits wasted. What is needed is a scheme that (a)
takes into account a richer set of—possibly dynamic—program features, (b) is capable
of non-linear classification, and (c) can be easily adapted to a new platform. The next
section describes a predictive modelling approach that hassuch properties.
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Figure 4.2: This diagram shows the optimal classification (sequential/parallel execution) of all
parallel loop candidates considered in the experiments within this chapter for the Intel XEON
machine. Linear models and static features such as the iteration count and size of the loop body
in terms of Intermediate Representation statements are not suitable for separating profitably
parallelisable loops from those that are not.
4.3 Predictive Modelling
This chapter proposes a predictive model based on machine learning. In particular,
it uses Support Vector Machines (SVMs) to decide (a) whether or not to parallelise
a data parallel candidate and (b) how it should be scheduled.The SVMclassifier is
used to construct hyper-planes in the multidimensional space of program features to
identify profitably parallelisable loops. The classifier implements a multi-classSVM
model with a radial basis function (RBF) kernel capable of handling both linear and
nonlinear classification problems [Bernhard et al., 1992].We have made use of the
LIB SVM library [Chang and Lin, 2001] to implement theSVMclassifier.
In contrast to a simple linear heuristic used by conventional compilers, the pro-
posedSVMmodel is fundamentally more advanced. Firstly, it uses a larger set of fea-
tures, including not only static program features such as loop iteration count, but also
dynamic program features such as L1 data cache miss rate. Using dynamic program
features allow the model to capture the dynamic program’s behaviour on the target
platform accurately. Secondly, with theRBFkernel, theSVMmodel is able to perform
non-linear classification on the multi-dimensional feature space resulting in better pre-
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Table 4.1: Features characterising each parallelisable loop
Static Features Dynamic Features
IR Instruction Count L1/L2 DCache Miss Rate
IR Load/Store Count Instruction Count
IR Branch Count Branch Miss Prediction Rate
Loop Iteration Count
diction accuracy than a simple linear classification approach. This is done by using
the kernel function to map the original feature space to a high dimensional space in
which hyper-planes are produced to separate candidates that are profitable to be par-
allelised from those are not. Finally, since the model is trained off-line automatically,
adapting to a new hardware platform is easy. Whenever targeting a new multi-core
platform, the only thing needed to do is to collect training data on that platform. Based
on the training data, a learning algorithm can automatically build a model for the target
platform.
4.3.1 Program Features
Of crucial importance when developing aML-based model, is capturing the essential
characteristics using features. An overview of these featur s is given in table 4.1. We
have developed a tool for feature extraction. The tool collets program features that
sufficiently describe the relevant aspects of a program and present the collected features
to theSVMclassifier. The static features can be easily derived from a compiler’s internal
code representation, which characterise the amount of workcar ied out in the parallel
loop. The dynamic features capture the dynamic data access and control flow patterns
of the sequential version (i.e. the number of threads is set to one) of the program. They
can be obtained using only one profiling run of the target program. In this chapter, this
information is supplied by a profile-driven auto-parallelis r (see section 4.4.1).
For each input program, our approach first extracts featuresfrom the program and
then uses Principal Component Analysis (PCA) (see chapter 2) to reduce the dimension-
ality of the feature space and presents the reduced featuresto theSVMmodel. For the
work presented in this chapter, we usePCAto keep 99% of the variance in the extracted
features in the training data.
Chapter 4. Mapping Data Parallelism: Identifying Profitable Parallel Candidates 47
















Figure 4.3: Training a SVMmodel. Each training data is a pair of a feature vector and a mapping
decision for a data parallel loop. Firstly, the dimensionality of the feature space is reduced by
PCA. Next, the transformed feature vector is scaled into a range between -1 and +1. Then,
the normalised feature vectors and mapping decisions are presented to the learning algorithm
which finds the SVMmodel parameters to fit the training data. As a result, a model is built from
the training data.
4.3.2 Training the Model
The model is trainedoff-line using supervised learning algorithms whereby the learn-
ing algorithm is presented with pairs of program features and desired mapping deci-
sions. These training data are generated through repeated,tim execution of the repre-
sentative sequential and parallel code with different avail ble scheduling options, and
then recording the actual performance on the target platform. In the training process,
different SVMparameters are tried by the learning algorithm and the best performing
parameters will be selected to train a model from the training data. Once the predic-
tion model has been built using all the available training data, no further learning takes
place.
Figure 4.3 shows the process of training aSVMmodel, which can be broken into
two phases: data processing and learning.
During the data processing phase, the training data is pre-processed before being
passed to the learning algorithm. For the problem considered in this chapter, each
training example is a pair of a feature vector and a mapping decision. In our settings,
each feature is a numeric value when it has been extracted. The mapping decisions, i.e.
whether a loop should be parallelised or not and the scheduling policy, are actually cat-
egorical attributes. In order to present the mapping decisions to the learning algorithm,
we convert them into numeric values. For example, we use 1 to represent that a loop
is profitable and 0 to represent not. Data processing involves of two steps. (a) Firstly,
we find a set ofprincipal component coefficients( ee chapter 2) from the training data
by usingPCA. We use the coefficients to transform the original features to a new fea-
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Figure 4.4: Finding suitable SVMmodel parameters using grid search. In this contour map each
curve connects points of a pair of the two parameters that give particular prediction accuracy.
The parameter setting that leads to the best prediction accuracy will be chosen as the final
model parameters.
ture space where each feature vector in the original featurespace is transformed to
a new feature vector—each component of the new feature vector is a combination of
the components in the original feature vector. For all new feature vectors, we select a
fixed, smaller number of components to represent the original feature space. As a re-
sult, the dimensionality of the original feature space is reduced. (b) Secondly, because
of the nature of theRBFkernel, reduced features must be normalised. This is done by
linearly scaling each feature to a range between−1 and+1. Scaling features avoids
a problem—where features with greater numeric ranges dominate those with smaller
ranges—so as to improve the training quality.
In the next phase, the learning stage, aSVMclassifier will be built from the training
data. The training task here is to construct hyper-planes onthe program feature space
so that the trainedSVMclassifier can accurately predict mappings forunseenprograms.
Before constructing any separating hyper-planes, we need to set up theSVMmodel
parameters. There are two parameters to be determined for aSVMmodel with the
RBFkernel:C andγ (see figure??). It is not known beforehand what values of these
parameters are best for the problem; hence, some kind of parameter search must be
performed. We perform the parameter search as follows. Initially, we generate many
pairs of the two parameters,(C;γ). For each pair of the parameters, we first randomly
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Figure 4.5: Using the trained model. The model first extracts features of each parallel candidate
from the input program. Next, PCA is used to reduce dimensionality of the extracted features.
Then, the transformed features are presented to the trained SVMmodel, which selects profitable
candidates and predicts scheduling policies for the profitable candidates.
split the training data into two different sets – one is used for building hyper-lanes
with a particular parameter pair and the other is used for evaluating the effectiveness
of the parameter pair; then, we train aSVMmodel using the hyper-plane building data
set, evaluate performance of the trained model using the parameter evaluation set, and
record the prediction accuracy. For each pair of model parameters, we repeat this
procedure (i.e. randomly partitioning the whole training data into two sets) several
times and calculate the average prediction accuracy of theSVMmodels. As a result, we
pick the pair of parameters that gives the best average accuracy and use it to train a
final model by using thewholetraining data set. Note that during the training process,
the training algorithm only performs on the training data set.
The process of parameter search is exemplified in the contourmap shown in fig-
ure 4.4. In this figure a contour line is a curve that joints different value pairs of the
two model parameters,(C;γ), which are shown as x and y axis. Different curves repre-
sent different prediction accuracy forSVMmodels with specific parameter settings. As
can be seen from this figure there are actually many parameters ttings that give high
prediction accuracy (i.e. 93% of accuracy on the training data). In other words the
accuracy of the model is not very sensitive to particular parameter values.
4.3.3 Deployment
As illustrated in figure 4.5, for a new, previouslyunseenparallel program the follow-
ing steps need to be carried out in order to evaluate the profitability of data parallel
candidates of the program.
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Feature Extraction This involves collecting the features shown in table 4.1 from the
sequential version of the target program. This informationca be collected
by using profiling runs of the input program or from a profile-driven auto-
paralleliser as we do in this chapter (see section 4.4) .
Prediction For each parallel candidate, the dimensionality of the featur space is re-
duced. This is achieved by applying the principal componentcoefficients (which
are obtained from the training data by usingPCA) on the feature space. The re-
duced feature space is then presented to the trainedSVMpredictor which returns
a classification indicating whether the parallel candidateis profitable to be par-
allelised, and what scheduling policy should be used if it isprofitable.
4.4 Experimental Setup
This section summarises the experimental methodology and provides details of the
multi-core platforms as well as benchmarks used throughoutthe evaluation in this
chapter.
4.4.1 Integrating with a Profile-driven Auto-paralleliser
To demonstrate the effectiveness of theML-based model, we use it to replace a target-
specific mapping heuristic in a state-of-the-art, profile-driven auto-paralleliser that is
developed by Tournavitis and Franke [Tournavitis and Franke, 2009]. Figure 4.6 de-
scribes the integrated compilation framework. The auto-paralleliser takes a sequential
C program as an input and then uses dynamic profiling information (by executing the
program with thesmallestdata set) to extract actual control and data dependences of
the program. As a result, it annotates all parallelisable loops using OPENMP exten-
sions. Next, the program with parallel annotations is passed to theML-based model
which adds further OPENMP work allocation clauses to the code if the loop is pre-
dicted to benefit from parallelisation, or otherwise removes the parallel annotations.
Finally, the parallel code is compiled with a native OPENMP compiler for the target
platform. Note that the contribution of this chapter is theML-based mapping model.
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Sequential Code








Figure 4.6: A two-stage parallelisation approach combining profile-driven parallelism detection
and ML-based mappings to generate OPENMP annotated parallel programs.
Table 4.2: Hardware and software configurations of the two evaluation platforms.
Intel X EON Server
Dual Socket, 2× Intel XEON X5450 @ 3.00GHz
Hardware 6MB L2-cache shared/2 cores (12MB/chip)
16GB DDR2 SDRAM
O.S 64-bit Scientific Linux with kernel 2.6.9-55 x864
Compiler Intel icc 10.1
-O2 -xT -axT -ipo
CELL Blade Server
Dual Socket, 2× IBM CELL processors @ 3.20GhZ
Hardware 512KB L2 cache per chip
1GB XDRAM
O.S Fedora Core 7 with Linux kernel 2.6.22 SMP
Compiler IBM Xlc single source compiler for CELL v0.9
-O5 -qstrict -qarch=cell -qipa=partition=minute -qipa=overlay
4.4.2 Platforms
In order to evaluate the portability of the proposed approach across different types of
multi-cores, experiments are targeted at both shared memory and distributed memory
platforms. The first target is a shared memory, homogeneous machine with two quad-
core Intel XEON processors, supporting up to 8 threads. The second, in contrast, is
a disjoint memory heterogeneous system with two CELL processors, supporting up to
17 OPENMP worker threads. On the CELL platform, one thread runs on the Power
Processing Unit (PPU), the remaining 16 on each of the Synergistic Processing Units
(SPUs). A brief overview of each platform’s characteristics including the operating
system and the baseline compiler is given in table 4.2.
Chapter 4. Mapping Data Parallelism: Identifying Profitable Parallel Candidates 52
Table 4.3: Benchmark applications used
Application Suite Inputs on XEON Inputs on CELL
BT NPB2.3-OMP-C S, W, A, B NA
CG NPB2.3-OMP-C S, W, A, B S, W, A
EP NPB2.3-OMP-C S, W, A, B S, W, A
FT NPB2.3-OMP-C S, W, A, B S, W, A
IS NPB2.3-OMP-C S, W, A, B S, W, A
MG NPB2.3-OMP-C S, W, A, B S, W, A
SP NPB2.3-OMP-C S, W, A, B S, W, A
LU NPB2.3-OMP-C S, W, A, B S, W, A
4.4.3 Benchmarks
The proposed model is evaluated by mapping OPENMP programs onto the two multi-
core platforms. The NAS parallel benchmark (NPB), which has both sequential and
manually parallelised OPENMP versions available, was used in the experiments. This
has enabled us to directly compare theML-based mappings against mappings performed
by independent expert programmers. More specifically, theNPBsequential v.2.3 and
NPBOPENMP v.2.3 benchmarks are used in the experiments. Each program has been
executed using multiple different input data sets (shown intable 4.3 ); however, for
feature extraction, only thesmallestavailable data set is used.
Data Sets Each program was executed using multiple inputs (as described in ta-
ble 4.3). Programs were run with the S, W, A and B classes on theXEON platform,
and with S, W, A on the CELL platform. On the CELL platform, class B could not be
executed due to the limited local memory of theSPU.
4.4.4 Candidate Mapping Approaches
Throughout the experimental results section we refer to three different mapping ap-
proaches:manual, icc andprofile-driven auto-paralleliser.
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Manual The results here correspond to compiling and executing the ‘C’ version NAS
parallel benchmark. This is a well-studied parallel benchmark suite which has been
tested and optimised on an extensive set of parallel architectures.
ICC The Intel ICC compiler has an advanced auto-parallelisation facility and is prob-
ably the most state-of-the-art commercially available parallelising tool. Clearly, it is
only available on the Intel platform, so results are only presented for this platform.
It does not generate OPENMP as intermediate code, instead going directly to binary.
It is possible to externally parameterise its profitability-evaluation decisions based on
parallelisation profitability. The experiments consider two parallelisation settings:
(A) ICC (default): Intel ICC with the default profitability threshold for deciding if a
loop should be parallelised.
(B) ICC (runtime): Intel ICC with runtime checking of the profitability threshold.
These compiler settings are applied to the sequential version of the corresponding NAS
benchmark.
Profile-driven Auto-paralleliser Finally we present the results of the profile-driven
auto-paralleliser, which uses dynamic profiling information to discover data paral-
lelism and then maps discovered parallelism onto differentplatforms. For each pro-
gram, the process of using dynamic information to discover parallelism and obtain-
ing dynamic program features only needed to carry out once and the profiling is per-
formed on the smallest available data set. The discovered parallelism is annotated with
OPENMP clauses in the program source—the generated OPENMP code contains all
parallel candidates found by the auto-paralleliser. Next,a mapping model is used to
select profitable candidates from the generated code. Finally, the mapped OPENMP
code is compiled by the backend compilers on the XEON and CELL platforms which
are described in table 4.2. For the purpose of the experiments, two different mapping
strategies are considered:
(A) Profiling + Heuristic: Profile-driven auto-paralleliser with a fixed per architec-
ture mapping heuristic.
(B) Profiling + Machine Learning: Profile-driven approach with theML-based cross-
platform mapping technique.
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Each of these approaches was applied to the NAS benchmark suite and evaluated on
the XEON and the CELL platforms. For native code generation, all programs with bot
the sequential and the parallel OpenMP versions have been compiled using the Intel
ICC and IBM XLC compilers on the Intel Xeon and IBM Cell platforms, respectively.
4.4.5 Evaluation Methodology
The ML-based mapping model is evaluated by using leave-one-out-cr ss-validation, a
standard evaluation method described in chapter 2. This ensur s the target program is
not seen by theML-based model during the training phase and as a result, theML-based
model always makes predictions for an unseen program in the exp riments.
Measurement
Rather than presenting only speedup results compared to thesequential version, we
compare our approach with thewell-established, hand-parallelisedversion of the NAS
parallel benchmark suit. These parallel applications havebeen evaluated with parallel
compilers, including the Intel ICC [Xinmin et al., 2003] and the IBM XLC OPENMP
compiler for CELL [Eichenberger et al., 2005] and should therefore provide a fair com-
parison.
In the experiments, each benchmark was executed 10 times andthe minimum ex-
ecution time is selected. As we have found, there was little variance in the execution
time and on average, it was less than 0.5%. Furthermore, in contrast to some prior
research on the CELL platform that evaluates parallel performance against a single
SPU thread [Eichenberger et al., 2005; Gonzàlez et al., 2008] or a single OPENMP
thread [Lee et al., 2008], the performance of all approachesis compared with a sequen-
tial execution of the program on the general-purposePPUwhere the strongest baseline
is available.
4.5 Experimental Results
This section firstly evaluates the overall performance of the profile-driven auto-
paralleliser but with aML-based mapping model on both platforms, through comparing
the “profiling + machine learning” approach against hand-parallelised programs. Then,
the ML-based mapping scheme is compared with the manual and the fixed mapping
heuristics. Finally, the scalability of each benchmark is presented on both platforms.
























































































































 ICC  Manual Parallelisation  Profiling + Machine Learning
Figure 4.7: Speedup over sequential codes achieved by ICC, manual, and “profiling + machine
learning” approaches for the XEON platform.
4.5.1 Profiling + Machine Learning
Intel X EON Figure 4.7 summarises the performance results on the Intel XEON plat-
form. The most striking result is that the Intel auto-parallelising ICC compiler fails
to exploit any usable levels of parallelism across the wholerange of benchmarks and
data set sizes. In fact, auto-parallelisation results in a slow-down of theBT andLU
benchmarks for the smallest and for most data set sizes, respectively. ICC gains a mod-
est speedup only for the larger data sets of theIS andSPbenchmarks. The reason for
this disappointing performance of the Intel ICC compiler is that the compiler’s mapping
heuristic typically chooses to parallelise the inner-mostl op where significant fork/join
overhead negates the potential benefit from parallelisation. The manually parallelised
OPENMP programs achieve an average speedup of 3.5 across the benchmarks and data
sets. In the case ofEP, a speedup of 8 was achieved for large data sets. This is not
surprising since this is an embarrassingly parallel program. More surprisingly,LU was
able to achieve super-linear speedup (9x) due to improved caching [Grant and Afsahi,
2007]. Some programs (i.e.BT, MG andCG ) exhibit lower speedups with larger data
sets (A and B in comparison to W) on the XEON machine. This is a well-known and
documented scalability issue of these specific benchmarks [Grant and Afsahi, 2007].
For most NAS benchmarks the “profiling + machine learning” approach achieves per-
formance levels close to those of the manually parallelisedand mapped versions, and
sometimes outperforms them (EP, IS andMG). The performance improvement can be
attributed to two important factors. Firstly, the auto-paralleliser tends to parallelise
the outer loops whereas the hand-parallelised codes contain parallel inner loops. Sec-




















































































 Manual Parallelisation  Profiling + Machine Learning
Figure 4.8: Speedup over sequential code achieved by manual parallelisation and profile-driven
parallelisation for the dual CELL platform.
ondly, theML-based model is more accurate in eliminating non-profitableloops from
parallelisation.
Overall, the results demonstrate that with the help of theML-based scheme, the
profile-driven auto-paralleliser significantly improves on the state-of-the-art Intel ICC
compiler. In fact, the integrated approach delivers performance levels close to or ex-
ceeding those of manually parallelised codes and, on average, it achieves 6% of per-
formance improvement over the manually parallelised code.
IBM CELL Figure 4.8 shows the performance resulting from manual and “profiling
+ machine learning” approaches for the dual-CELL platform. Unlike the XEON plat-
form, the manually parallelised OPENMP programs do not deliver a high performance
on the CELL platform. On average, the manual implementation results inan overall
slowdown. For some programs such asCG andEP small performance gains could
be observed, however, for most other programs the performance degradation is disap-
pointing. Given that these are hand-parallelised programsthis is perhaps surprising
and there are essentially two reasons why the CELL’s performance potential could
not be exploited. Firstly, it is clear that the OPENMP implementations have not been
specially mapped onto the CELL platform. The programmer has not considered the
communication costs for a distributed memory machine. Secondly, in the absence of
specific scheduling directives the OPENMP runtime library resorts to its default be-
haviour, which leads to poor overall performance. Given that t e manually parallelised
programs deliver high performance on the XEON platform, the results for the CELL
demonstrate that effectively expressing parallelism inisolation is not sufficient, but

















































































































































 ICC (default)  ICC (runtime)  Profiling + Heuristic  Profiling + Machine Learning
Figure 4.9: Performance relative to the performance of the hand-parallelised version code on
the Intel 8-core platform for ICC, profiling + heuristics and profiling + machine learning versions.
The profiling + ML-based approach achieves the best performance.
mapping must be regarded as equally important. In contrast to the “default” manual
parallelisation scheme, theML-based model is able to successfully exploit significant
levels of parallelism, resulting in average speedup of 2.0 over the sequential code and
up to 6.2 for individual programs (EP). This success can be attributed to the improved
mapping of parallelism resulting from theML-based mapping approach.
4.5.2 Parallelism Mapping
This section examines the effectiveness of three mapping schemes, i.e. manual, heuris-
tic with static features and machine learning, across the two platforms.
Intel X EON Figure 4.9 compares the performance of ICC, “profiling + heuristic” and
“profiling + machine learning” approaches to that of the hand-parallelised OPENMP
programs. In the case of ICC this figure shows the performance of two different map-
ping approaches. By default, ICC employs a compile-time profitability check while
the second approach performs a runtime check using a dynamicprofitability threshold.
For some cases (BT.BandSP.B) the runtime checks provide a marginal improvement
over the static mapping scheme while the static scheme is better for IS.B. Overall, both
schemes are equally poor and deliver less than half of the speedu levels of the hand-
parallelised benchmarks. The disappointing performance app rs to be largely due to
non-optimal mapping decisions, i.e. to parallelise unprofitable inner loops rather than
outer ones.
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Figure 4.10: Speedup over the hand-parallelised programs on the CELL platform. The ML-based
mapping significantly outperforms the fixed mapping heuristic.
The same figure compares theML-based mapping approach against a scheme which
uses the same profiling information, but employs a fixed, work-based heuristic similar
to the one implemented in the SUIF-1 parallelising compiler(s e also figure 4.2). This
heuristic considers the product of the iteration count and the number of instructions
contained in the loop body and uses a threshold to decide the profitability. In many
cases, the machine learning approach is able to outperform the hand-parallelised codes
and, on average, achieves 6% of performance improvement over them. The static
heuristic performs poorly and is unable to obtain more than 80% of the performance of
the hand-parallelised code. This translates into an average speedup of 2.5 rather than
3.7. The main reason for this performance loss is that the default scheme uses only
static code features and a linear work model is unable to accur tely determine whether
a loop should be parallelised or not.
IBM CELL Figure 4.10 shows the speedup of theML-based mapping approach over
hand-parallelised codes on the CELL platform. As before, this diagram compares the
ML-based model against a scheme which uses the same information from the profiling-
based auto-paralleliser, but employs a fixed mapping heuristic. The manually paral-
lelised OPENMP programs are not specifically “tuned” for the CELL platform and
perform poorly. As a consequence, theML-based mappings show high performance
gains over this baseline, in particular, for the small inputdata sets. Still, theML-based
mapping scheme outperforms the fixed heuristic counterpartby far and, on average, re-
sults in a speedup of 2.7 over the fixed mapping heuristic which translates to a speedup
of 3.7 over the hand-parallelised OPENMP programs across all data sets.
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Summary of ML-based Mappings
The ML-based parallelism mapping scheme significantly outperforms fixed, work-
based mapping heuristics. It improves the original heuristic used by the profile-driven
auto-paralleliser by large margins, resulting in close performance compared to hand-
parallelised codes on the Intel XEON platform and in some cases outperforming it.
Fixed heuristics are not strong enough to separate profitably parallelisable loops from
those that are not and perform poorly. Typically, static mapping heuristics result in
performance of less than 60% of the machine learning approach. This is because the
default schemes used in both the profile-driven auto-paralleliser and the Intel ICC com-
piler are unable to accurately determine whether a loop should be parallelised or not.
The situation is exacerbated on the CELL platform where accurate profitability evalua-
tions are key enablers to high performance. Existing (“generic”) manually parallelised
OPENMP code fails to deliver any reasonable performance and heuristics—even if
based on a hardwired mapping heuristic tuned on the target platform—are unable to
match the performance of theML-based scheme.
4.5.3 Mapping Decisions
This section presents decisions made by ourML-based model on the XEON platform
with respect to two metrics: “the average execution time perloop iteration” and “the
execution time per loop to the whole program’s execution time”, which provide further
details about our approach.
Figure 4.11 shows the decisions made by theML-based model with respect to the
mean execution time per loop iteration. The loop execution time is measured by the
auto-paralleliser during the profiling runs of all benchmarks. In the figure, the x-axis
shows the number of parallelisable loops considered in the exp riments and the y-
axis shows the mean execution time per loop iteration at alog scale. In this figure,
the larger the radius a circle has, the longer the mean execution time a loop has. In
some cases, a long run loop has many loop iterations; therefor , its execution time
per loop iteration can be relative shorter than other loops.As can be seen from this
diagram, ourML-based model does not only rely on the mean execution time when
determining the profitability of a parallel loop. In fact, some loops, which have long
sequential execution time per iteration, are identified to be unprofitable. This is because
some other characteristics of these loops, such as the number of memory operations
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Figure 4.11: Mapping decisions made by the ML-based model with respect to mean execution
time per loop iteration on the XEON platform. The larger the radius a circle has, the longer the
execution time a loop has. This diagram shows that the mean execution time per iteration is not
the only metric considered by our ML-based model.
or execution branches, determine that they are not profitable to be parallelised on the
XEON platform.
Other parallelisation techniques consider the fraction ofsequential execution time
that is spent on a loop, and only parallelise loops that contribute most to the whole-
program execution time [Zhong et al., 2008]. However, as shown in figure 4.12, our
ML-based approach decides not to parallelise some performance-critical loops, though
they account more for the sequential program execution timehan some others that
are identified to be profitable. That is to say, ourML-based model also considers other
factors when determining the profitability of a parallel loop.
These two figures demonstrate that ourML-based model does not rely upon simple
metrics to make predictions. They to some extent explain whythe ML-based model
achieves better performance than a platform-specific, work-based heuristic—theML-
based model considers a richer set of program features.
4.5.4 Scalability
It is important to examine how performance scales with the number of processors to
see to what extent parallelism may be exploited beyond the platforms we consider in
this chapter. Figure 4.13 shows the scalability of benchmarks mapped by ourML-based
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Figure 4.12: Mapping decisions made by the ML-based model on the XEON platform, with re-
spect to the percentage of execution time per loop that is relative to the whole program’s ex-
ecution time. This diagram shows that our ML-based approach may identify some loops as
unprofitable candidates, though they may contribute much to the whole program execution time.
model on the two platforms. On the XEON platform, for some programs, adding addi-
tional processors generally leads to increased performance. For example, theLU and
EP benchmarks scale well as the number of processors increases(see figure 4.13(a)).
In fact, a super-linear speedup due to more cache memory in total can be observed for
theLU benchmark. The scalability of other applications is more limited and often sat-
uration effects occur for four or more processors on the XEON platform. Actually, we
are not the first to discover the scalability issue of the NAS parallel benchmark suite,
prior research on the XEON platform has shown similar problems [Grant and Afsahi,
2007]. Figure 4.13(b) shows the scalability of the benchmarks on the CELL platform.
According to this figure, the application performance dropsfor the step from one to
two processors on this platform. This is due to the fact that we use the generally more
powerfulPPUto measure single processor performance, but then use the multiple SPUs
and onePPUfor parallel performance measurements. The diagram reveals th t in the
best case it takes around threeSPUs to achieve a comparable performance of using one
PPU. Some of the more scalable benchmarks such asEP andMG follow a linear trend
as while for some programs, adding additional processors generally leads to increased
performance because the compute to communication ratio does not justify using more
parallel resources. One interesting observation here is that the number of processors
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(b) IBM CELL platform
Figure 4.13: Scalability of the benchmarks that are mapped by our ML-based model on the
XEON (a) and the CELL (b) platforms. The two diagrams show the scalability using the largest
input data set.
allocated to a program has a great impact on performance and should not be neglected.
Chapter 5 will address this problem.
4.6 Conclusions
This chapter has presented a machine-learning-based approach to decide whether a par-
allel loop isprofitableto be parallelised on a particular platform by taking the schedul-
ing policy into account. The model is based on a support vector machine classifier that
is built off-line and makes predictions for any new input. Compared with traditionally
fixed-target mapping techniques, theML-based mapping model provides more scope
for adaptation to different architectures.
Experimental results obtained on two complex multi-core platforms (Intel XEON
and IBM CELL) with the NAS parallel benchmark suite confirm that theML-based map-
ping scheme is more effective and portable than existing hardwired mapping heuris-
tics. On average, it achieves speedups of 1.31 and 2.7 over a hardwired, target-specific
mapping heuristic on Intel XEON and IBM CELL platforms, respectively.
The next chapter will consider how many threads should be alloc ted to a profitable




Determining the Best Number of
Threads
The last chapter has presented a predictive model that decides whether a data parallel
candidate is profitable to be parallelised. Once profitable candidates have been iden-
tified, the next step is to determine how to allocate hardwareresource, i.e. how many
threads should be used to execute a parallel candidate. In this chapter, we propose two
compiler-based, automatic and portable models to predict how many threads should be
allocated to a given data parallel candidate. The two schemes make predictions for any
unseenprograms across different input data sets.
The rest of this chapter is structured as follows: section 5.2 demonstrates that it
is a non-trivial task to predict the right number of threads on a particular platform.
Section 5.3 describes how the machine-learning-based models are constructed, trained
and deployed. Then, sections 5.4 and 5.5 discuss the experimental methodology and
results. Finally, section 5.7 summarises the contributions of this chapter.
5.1 Introduction
The number of threads used to execute a data parallel candidate (which is referred
to as a data parallel loop in this chapter) has great impact oni s performance [Earl
et al., 2005]. Although developers can manually tune a particular application with
trial-and-error experimentation and then embed the “best-found” numbers of threads
for all the parallel loops in the code, this is the most time-consuming approach. Even
63
Chapter 5. Mapping Data Parallelism: Determining the Best Number of Threads 64
if developers were able to specify the optimal numbers of threads for a single program
with a particular program input, determining the optimal thread configurations for a
diverse set of inputs is a formidable task. Therefore, it is de ired to have a technique
that canautomaticallydetermine the best thread configurations for a given data parallel
loop across multiple program inputs.
Unfortunately, implementing such a scheme by human expertise alone is difficult
because of the complex interactions between parallel programs and architectures. This
is probably why many OPENMP runtime schedulers have to conservatively allocate
all processors (i.e. threads) to a parallelisable loop by default [Kusano et al., 2000;
Intel, a; Eichenberger et al., 2005; GCC]. However, as shownin section 5.2, using all
processors to execute a parallel loop may result in poor performance in practice. Al-
ternatively, some implementations use heuristics to decide the number of threads for
a loop with a given input, by observing the runtime behaviourf the target program
[Corbalán et al., 2000; Duran et al., 2005; Kulkarni et al.,2007]. Though these ap-
proaches can be efficient on the designed platform, their performance depends on the
quality of the platform-specific heuristics and as a result,once the underlying architec-
ture has changed, the model must be re-tuned by hand. Manually t ning heuristics for
today’s complex processors, however, is no longer feasiblebecause of rapidly evolv-
ing architectures. What is needed, indeed, are techniques that (a) can make predictions
across different program inputs and (b) can automatically adapt to diverse platforms.
This chapter presents an automatic and portable approach topredict the best num-
ber of threads for any given data parallel loop across different input data sets. Using
machine learning, this approach is able to accurately predict the program’s behaviours
across input data sets at a fine-grain level, allowing a compiler to select the best thread
configuration at compile time.
5.2 Motivation
In this section, we demonstrate that allocating the right number of threads to a parallel
loop has great impact on its performance and the best number of threads varies across
architectures.
In figure 5.1, a critical loop in the NASFT benchmark is shown. Despite the sim-
plicity of the code the parallelism mapping decisions are certainly non-trivial. Sim-
ilarly to chapter 4, we consider the performance of this loopn two different multi-
core architectures: a homogeneous platform with two 4-coreIntel XEON processors (8
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1 #pragma omp f o r
2 f o r ( i = 0 ; i < dims [ 2 ] [ 0 ] ; i ++) {
3 i i = ( i +1+ x s t a r t [2]−2+NX/2)%NX − NX/ 2 ;
4 i i 2 = i i ∗ i i ;
5 f o r ( j = 0 ; j < dims [ 2 ] [ 1 ] ; j ++) {
6 j j = ( j +1+ y s t a r t [2]−2+NY/2)%NY − NY/ 2 ;
7 i j 2 = j j ∗ j j + i i 2 ;
8 f o r ( k = 0 ; k < dims [ 2 ] [ 2 ] ; k++) {
9 kk = ( k+1+ z s t a r t [2]−2+NZ/2)%NZ − NZ / 2 ;




Figure 5.1: A simple parallel loop from the NAS FT benchmark. Determining the best number
of threads for this loop is non-trivial.
cores in total) and a heterogeneous platform with two IBM CELL processors (18 cores
in total). On the XEON platform, the best parallel configuration is to use all 8 proces-
sors with the CYCLIC scheduling policy. The question is whether this is also a good
parallel configuration for the same loop on the CELL platform? Consider figure 5.2
where the x-axis shows the number of work threads used for this loop on the CELL plat-
form, and the y-axis shows the speedup obtained for it. This graph shows that selecting
the right number of threads is important, if we want to obtainany speedup. There is no
performance improvement available by using more than one worker thread—where the
additional threads are executed by the Synergistic Processing Units (SPUs) of the CELL
processor. This is because executing this loop with anySPUs will introduce intra-core
communication overhead that cannot be amortised by the parallel execution. In fact,
the best strategy on this platform is to spawn only one workerthread on the Power
Processing Unit (PPU) which has a relatively low communication cost when accessing
the computation data of the loop. On the CELL platform, using the XEON-optimal
configuration for this loop leads to a reduction in performance equal to only 75% of
the sequential execution performance, a rather poor result.
As can be seen from this simple example, selecting the correct number of threads
has significant impact on performance. Furthermore, the optimal number of threads
varies from architecture to architecture. In other words, atarget-specific thread alloca-
tion heuristic tuned for a particular architecture is not portable to other architectures.
The next section will introduce a portable predictive modelling technique that can
adapt to diverse platforms and can significantly outperformtarget-specific approaches.
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Figure 5.2: Speedup of the parallel loop in the NAS FT benchmark on the CELL processor with
the best scheduling policy (i.e. CYCLIC) over the sequential execution. The best strategy is to
run one work thread on the PPU with the master thread. This figure shows that it is important to
choose the right number of threads.
5.3 Predictive Modelling
Rather than relying on fixed heuristics, this chapter proposes using machine learning
as a means to construct automatic and portable models to determine the numbers of
threads and scheduling policies for data parallel loops. This section introduces how to
build and use the models.
5.3.1 Characterising the Problem
The key point of our machine-learning-based (ML-based) approach is to build a pre-
dictor that predicts scalability of a loop and the best scheduling policy for a particular
number of threads. The predicted scalability and scheduling policies can be used to
determine a parallel configuration for the loop with any input.
TheML-based approach develops two predictors: a data sensitive (DS) predictor and
a data insensitive (DI ) predictor. TheDSpredictor is proposed to handle parallel loops
whose behaviours are sensitive to the program input while theDI predictor is proposed
to tackle those that are not. The only difference between thetwo predictors is the
necessary number of runs needed for profiling (as discussed in section 5.3.3).
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Figure 5.3: Using the artificial neural network model to predict the best number of threads. This
example shows the actual and predicted performance of one loop in the NAS SP benchmark on
the CELL platform. The neural network predicts the speedup of the loop with different number
of threads and then picks the number of threads that gives the best predicted speedup.
The problem can be broken down into two sub-problems. The first is to determine
the scalability of a data parallel loop, so that we can decidethe best number of threads
by checking how the loop scales with different numbers of threads. The second is to
predict the best scheduling policy for the loop with a given number of threads. The
first problem is essentially a regression problem and the second one is a classification
problem (see chapter 2). Therefore, we use two different machine learning techniques
to solve the problems.
5.3.2 Model Construction
We use a feed-forward artificial neural network (ANN) [Bishop, 2006] to solve the scala-
bility fitting problem and a support vector machine (SVM) (that is similar to the one pro-
posed in chapter 4) to predict the scheduling policy. There are alternative approaches
to build a prediction model, such as analytic [Blagojevic etal., 2008] and regression-
based [Barnes et al., 2008] schemes, and we compare ourML-based approach against
these schemes in section 5.5. Since chapter 4 has provided detaile discussions of a
similarSVM-based approach, this section mainly focuses on describingtheANNmodel.
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Table 5.1: Program Features
Static Features Dynamic Features
IR Instruction Count Data Access Count
IR Load/Store Count Instruction Count
IR Branch Count Branch Count
Loop Iteration Count L1 Data Cache Missed Rate
Branch Missed Rate
Parallel Execution Time
As illustrated in figure 5.3, theANNmodel predicts the scalability of a program
and then selects the number of threads that gives the best predicted performance. We
use the neural network because it has been proven successfulon modelling both lin-
ear and non-linear regression problems and it is robust to noise [Bishop, 2006]. Our
neural network has three layers: an input layer, a hidden layer nd one output layer.
The activation functions (see chapter 2) of the hidden layernd the output layer are a
sigmoid and a linear functions, respectively. The model is trained using the Bayesian
back-propagation algorithm [Bishop, 2006] with a number ofiterations up to 1,000.
5.3.3 Program Features
TheML-based approach uses code, data and runtime features as means to build an accu-
rate predictor. This section describes how the essential program features are extracted.
Table 5.1 describes the program features used by the two predictors. Since some
program features have been proven to be useful for the work presented in chapter 4,
we simply reuse them in this work. In addition to these features, we also use dynamic
data features to capture input-dependent program behaviours.
Our feature extractor uses source to source instrumentatioto collect features. It
has a relatively low overhead (less than 25%) compared to a dyn mic binary profiling
approach which can lead to slowdowns of the original programby factors as much as
10 to 100 times [Qin et al., 2008]. Other approaches, such as dynamic instrumentation
approaches [Luk et al., 2005] or profiling-driven auto-parallelisers (as we do in chap-
ter 4), could also be used without affecting the prediction accuracy of our approach.
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Figure 5.4: Program features are summarised into groups. For example, we statically estimate
the number of cycles for all operations and then calculate the average cycle per instruction. We
also calculate the number of instructions spent on computation (i.e. instructions that exclude
memory load and store operations) and then average it over all instructions of the loop body.
Code Features
In our setting, static code features are derived directly from the source code. Instead
of using this high level information directly, our feature extractor post-processes and
groups them into four separated groups to capture the essential characteristics of a
program, as shown in figure 5.4.
Data Features
Dynamic data features are obtained through profiling runs. The feature extractor in-
struments the program and then records the number of loop iterations for all parallel
loops by executing the instrumented code. During the profiling run, it also records the
L1 data cache and the branch miss rates using hardware performance counters.
The DI predictor only needs to run the instrumented code once with the smallest
available input. Using the profiling information, it predicts the dynamic features for a





where fnew is the set of new features to be predicted,fsmallest is the set of features of
the smallest data set which is obtained through the profilingrun, iterationsnew is the
number of iterations of the loop when running with the new input, anditerationssmallest
is the number of iterations of the loop when running with the smallest available input.
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The basic assumption of theDI predictor is that at a fine-grain level (i.e. loop level),
the program behaviour is relatively stable and predictablecross data sets. Of course,
there may be occasions where the behaviour of a program is heavily dependent on the
input data set. Hence, we also propose theDSpredictor that can handle this situation.
In contrast with theDI predictor, theDSpredictor uses one profiling run of the program
for each input to accurately capture dynamic data features.Thi translates to profiling
with only 7% and 1% of all possible parallel configurations onthe XEON platform and
the CELL platform, respectively. Obviously, theDS predictor is likely to have better
performance than theDI predictor because it uses more accurate data set features.
Runtime Features
Our ML-based predictors have to understand how the backend compiler o timises and
compiles the target program as “black-box” systems. We simply collect this infor-
mation by executing the program with one parallel configuration. The profiling run
can be done by executing the compiled parallel program with an arbitrary number of
processors and any scheduling policy, that allows the user to find a trade-off between
hardware resources and the time spent on profiling. In this chapter, we execute the
program with the CYCLIC scheduling policy and in order to demonstrate that the per-
formance of our approach is not dependent on a particular number of threads, we use
two different settings to execute the program on the two multi-core platforms. On the
XEON platform, we run the program by using the maximum number of prcessors,
because this setting has the lowest profiling overhead in most cases. On the CELL plat-
form, we run the program by using oneSPU, because theSPUmust be used by a single
thread exclusively and minimising the usage ofSPUs is desired.
Summary of Features
Our ML-based approach uses code, data and runtime features to characterise a given
program. Code features are directly extracted from the program source; data features
are collected through one or more profiling runs of the instrumented program; runtime
features are obtained by using the backend compiler to compile the parallel program,
executing the compiled program once and recording its execution time.
A surprising result is that theDI predictor produces fairly accurate results by only
using one profiling run with thesmallestprogram input. As outlined earlier, this is
due to the fact that, at a loop level the program behaviours are fai ly stable across
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Predictor Profiling with the Sequential Program Profiling with the Parallel Program
The regression-based modelN M×N
MMGP N M×N
Data sensitive predictor N 1
Data insensitive predictor 1 1
Figure 5.5: Number of profiling runs needed by each model with N input data sets and M
scheduling policies. The ML-based predictors need the least number of profiling runs.
different program inputs. There are some cases where the program behaviours are sen-
sitive to inputs, therefore, we also propose theDSpredictor to handle these situations.
Figure 5.5 shows the number of profiling runs needed by each predictor. As can be
seen from the table in this figure, for a new program, theDI predictor only needs one
profiling run regardless of how many input data sets are to be considered.
5.3.4 Training
We use supervised learning algorithms to build our two predictors. Training is per-
formedoff-line whereby both theANNand theSVMmodels are presented with pairs of
program features and desired outputs. The desired outputs are generated through re-
peated, timed execution of training programs with all possible parallel configurations,
and then recording the best configurations. This allows the models to learn how to pre-
dict the scalability and the scheduling policy from empirical evidence. The collected
data are processed into input features for theANNand theSVMmodels. Each model finds
a class of functions that closely maps the input feature vectors to their corresponding
outputs in training data. More precisely, theANNmodel finds a predictive function that
takes the program features as its input and predicts the program scalability; theSVM
model tries to separate a number of classes—where each classrepre ents a particu-
lar scheduling policy that gives the best performance for the loop when it runs with a
specific input. Since the process of data generation and model training is performed
off-line, it can be done “at the factory” before the compiler is shipped to the end users.
5.3.5 Deployment
Once the predictors are in place, they can be used to make predictions fornew, unseen
programs. For an input program, the predictors firstly collet its program features at
compilation time. Then, for each data parallel loop of the program, they predict its
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scalability and the best scheduling policy for a given inputat runtime. Finally, the
predictions are used to determine the parallel configurations f r a data parallel loop
across different inputs.
5.4 Experimental Methodology
This section introduces platforms, compilers, benchmarksnd the evaluation method-
ology, which are used in the experiments.
5.4.1 Experimental Platforms
In order to demonstrate its portability, theML-based approach was evaluated on two
different multi-core platforms. The first platform is a shared memory homogeneous
machine with two quad-core Intel XEON processors, supporting up to 8 threads. The
second, in contrast, is a QS20 CELL blade, a disjoint memory heterogeneous system
that is integrated with two CELL processors, supporting up to 17 worker threads—of
which one worker thread runs on thePPUand the remaining 16 on each of theSPUs. In
the experiments, we used the same hardware and software configurations as we used
to evaluate the previousML-based model in chapter 4. In brief, we used the Intel ICC
compiler on the Xeon platform and the IBM XLC compiler on the CELL platform to
compile the benchmarks.
5.4.2 Benchmarks
The performance of two predictors is evaluated by using 20 programs from three
benchmark suites, which are Mibench [Guthaus et al., 2001],NAS parallel benchmark
(NPB) [Bailey et al., 1991] and UTDSP [Lee., 1992]. Table 5.2 lists the benchmarks
used in our experiments. These parallel workloads represent widely used computation
kernels from embedded, high performance, and commercial domains. Some applica-
tions from the UTDSP and Mibench benchmark suites were omitted in the experiments
because there are loop-carried dependence on their primarytime-consuming loops.
Moreover, most programs in Mibench have function-pointersand pointer indirection
that cannot be properly handled by the IBM XLC compiler; for this reason, we also
skipped these programs. This is due to the multiple address space of the IBM CELL
processor, which prevents us from carrying out experimentso the whole Mibench
benchmark suite. As for programs from different benchmark suite that have similar
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semantics, only one of them was kept in the experiments. For instance, thefft bench-
mark from Mibench was not included because theFT program fromNPBis also a fast
Fourier transform application. By only keeping programs that have distinct semantics,
we have made sure that the predictors were always making predictions for anunseen
program. Finally, some benchmarks contain multiple loops that have the same code
structure and therefore only one representative loop was cho en for experimenting.
In the experiments, we have selected both the primary and trivial parallel loops
from the benchmarks. We applied theDI and theDSpredictors to predict the parallel
configurations for the selected loops on the two platforms. Uing individual loops
instead of the whole program in the experiments allows us to compare our approach to
the upper bound performance. Otherwise, it would not be possible for us to find the
upper bound performance at a whole-program scale due to the combinatorial blow-up
of parallel configurations.
5.4.3 Comparisons
On the CELL platform, we compared theML-based predictors against two recently pro-
posed thread allocation schemes: an analytical-based model—Model of Multi-Grain
Parallelism (MMGP) [Blagojevic et al., 2008] and a regression-based model [Barnes
et al., 2008]. SinceMMGPonly targets the CELL processor, we were not able to eval-
uate it on the XEON platform. This section provides a brief introduction of thetwo
approaches.
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MMGP
Blagojevic et al. formulate theMMGPmodel to predict the execution time of a parallel
application on the CELL platform [Blagojevic et al., 2008]. This model is defined as:
T = a ·THPU +
TAPU
p
+CAPU+ p · (OL+TS+OC+ p ·g) (5.2)
The parameters in equation 5.2 are described as follows.a is a parameter that ac-
counts for thread and resource contention in thePPU. THPU is the time spent on thePPU
for offloading computation toSPUs. TAPU is the task execution time running with one
SPUandCAPU is the execution time of non-parallelised parts of a task.p stands for the
number ofSPUs used.OOl, TCSW andOCOL are the overhead of send-receive commu-
nication, thread context switching and global synchronisation, respectively. Finally,g
is the latency of the workload distribution.
In MMGP, some parameters are program-independent and in the experiments we used
the values proposed by the authors. For other program-depennt parameters, we use
profiling runs of the program to obtain them.
Regression
Barnes et al. propose a regression-based approach to predict the execution time of
a data parallel program [Barnes et al., 2008]. This approachpredicts the execution
time, T, of a program onp processors by using several profiling runs of the target
program withp0 processors—a small subset of processors, wherep0 can bep/2, p/4
or p/8. This model aims to find a set of coefficients, (β0, · · · ,βn), of n observations,
(x1, · · · ,xn), of the input program running withn input data sets onq processors. This
is done by using a linear regression for alog form of the execution time—log2(T)
which is formulated as:
log2(T) = β0+β1log2(x1)+ . . .+βnlog2(xn)+g(p)+error (5.3)
whereg(p) can be either a linear function or a quadratic function when tapplication
is running withp processors.
Once the coefficients, (β0, · · · ,βn), have been determined, we can use equation 5.3
to predict the execution time of the program withp processors and select a number of
processors that gives the best predicted performance as theideal number of threads for
the input program.
As highlighted by the authors, using a larger number of processors to collect pro-
filing information does not always give a better result than using a smaller number
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of processors. For example, when making predictions forp p ocessors, executing the
program withp/2 processors may give a worse prediction than usingp/4 processors.
Therefore, we use the profiling configuration,p0 = p/4, given by the author in the
experiments. For each program, we used two forms of theg(p) function to make
predictions and then selected the best performing one as theprediction result of this
model.
Predicting Scheduling Policies
This chapter considers four OPENMP scheduling policies: STATIC, CYCLIC, DY-
NAMIC and GUIDED, which are explained in chapter 2.
Although theMMGPapproach and the regression-based model do not predict the best
scheduling policy directly, they can be easily extended to fulfill this demand. However,
as shown in figure 5.5, they need more profiling runs than theML-based predictors. To
select the ideal scheduling policy, these two models must predict the execution time
of a parallel program with different scheduling policies. This means that for each new
program, both approaches have to execute the program with each scheduling policy
and record the execution time. So that they can predict how the program scale with
different numbers of threads when a particular scheduling policy is applied. By ranking
the predicted performance, they can choose the best parallel configuration for a given
program.
To provide a fair comparison, in the experiments we assumed that these two ap-
proaches always choose the right scheduling policy, despite the fact that this is hard to
be achieved in reality.
5.4.4 The Evaluation Methodology
The ML-based model was evaluated using “leave-one-out-cross-validation” as de-
scribed in chapter 2.
For the purpose of evaluating the performance of theML-based model over different
input data, we have randomly generated 60 inputs for most programs and 5 to 10
inputs for some programs because of their inherent constraits—for instance, theFT
benchmark inNPB requires the input sizes to be powers of two. In this chapter,w
present the prediction accuracy of each program as a performance gap to the upper
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Table 5.3: Maximum speedups for the largest data set.
Loop XEON CELL Loop XEON CELL
Mibench.stringsearch 5.31 1.00 Mibench.susand.L1 6.38 3.99
Mibench.susand.L2 6.02 1.57 Mibench.susane.L1 2.90 1.66
Mibench.susane.L2 6.02 1.00 Mibench.susane.L3 7.39 1.11
NPB.BT.L1 2.10 1.19 NPB.BT.L2 1.94 2.41
NPB.BT.L3 4.56 5.85 NPB.CG.L1 1.00 1.96
NPB.CG.L2 7.33 1.00 NPB.CG.L3 1.00 1.00
NPB.EP 7.99 6.50 NPB.FT.L1 1.00 1.96
NPB.FT.L2 2.92 1.00 NPB.FT.L3 6.30 7.26
NPB.IS 1.38 1.63 NPB.LU.L1 2.82 7.34
NPB.LU.L2 6.11 1.00 NPB.MG.L1 1.84 1.00
NPB.MG.L2 2.38 1.00 NPB.MG.L3 1.00 1.18
NPB.SP.L1 2.26 1.20 NPB.SP.L2 1.00 5.16
NPB.SP.L3 3.84 7.79 UTDSP.compress 1.00 1.00
UTDSP.edgedetect 7.49 3.00 UTDSP.fir 5.99 4.83
UTDSP.histogram 1.91 1.94 UTDSP.iir 1.00 1.00
UTDSP.latnrm 2.20 1.00 UTDSP.lmsfir 1.42 1.00
UTDSP.lpc 7.03 1.00 UTDSP.mult 7.80 1.50
UTDSP.Csqueeze 7.39 1.86












i are the upper bound performance and the performance delivered
by approachA for the data seti, respectively. This is a “lower is better” metric and
zero means approachA delivers the best performance. For each program, we report the
average performance across different inputs.
Upper Bound In order to obtain the upper bound performance, we have exhaustively
compiled and executed each program withall possible parallel configurations and then
selected the best performing one as the actual optimum. Therefor , the gap between
the prediction and the actual optimum was calculated based on theactualperformance
of each benchmark.
5.5 Experimental Results
This section first evaluates the maximum performance achievabl from selecting the
best number of threads and the scheduling policy and, as such, provides an upper-
bound on performance with which to evaluate theML-based approach. It then evaluates
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theML-based predictors against the OPENMP runtime default scheme across data sets
showing that it consistently outperforms it. Next, it compares theML-based approach
against two recently proposed models on two platforms. Finally, it evaluates the profile
overhead required by each of these approaches and shows thatour predictors deliver
the best performance and reduce profiling costs by a factor ofat least 4.
5.5.1 Upper Bound Performance
Table 5.3 shows the upper bound speedup with the largest dataset for each program
relative to the sequential version on both the XEON and the CELL platforms. In some
instances it is not profitable to parallelise so the respectiv upper bound speedups are
1. In other cases speedups up to 7.99 and 7.79 are achievable on th Intel and the CELL
platforms respectively.
As we found in the experiments, there is no single schedulingpolicy that consis-
tently outperforms across architectures. On the Xeon platform, the STATIC scheduling
policy performs pretty well on most of the benchmarks. The RUNTIME scheduling
policy in general is the worst policy on the Xeon platform, which is 2.7 (up to 42)
times slower than the STATIC policy. On the CELL platform, however, the RUNTIME
scheduling policy can significantly outperform the STATIC policy on some programs.
For about 20% of the benchmarks, the RUNTIME policy is on averg 1.8x faster
than the STATIC policy because of the improvement of load-balance between hetero-
geneous cores. Moreover, for 15% of the benchmarks, CYCLIC is the best scheduling
policy which leads to up to 2.8x speedups over the STATIC policy. This is due to the
improvement of cache and TLB behaviours.
Considering the number of threads with scheduling policiestogether, on average,
the worst parallel configuration results in 6.6 (up to 95) and18.7 (up to 103) times
performance degradation on the XEON and CELL platforms respectively. So there is
significant performance improvement available, but it is important that we make the
right decision.
5.5.2 Comparison with the Default Scheme
This section compares theML-based predictors with the OPENMP runtime default
scheme on the two different platforms.










































































































































































































































































































































 OpenMP default  DI  DS
Lower is better
Figure 5.6: Performance gaps to the upper bound on the XEON platform. Performance of the
ML-based predictors is more stable and better than the OPENMP runtime default scheme across
programs.
Performance Comparison
Figures 5.6 and 5.7 show thatML-based predictors not only have better mean perfor-
mance but also have better stability across programs compared to the OPENMP run-
time scheme. This is manifested by its closed performance gap rel tive to the up-
per bound (4%), which translates to 96% of the upper bound performance on both
platforms. TheML-based approach outperforms OPENMP’s default scheme which
achieves 95% and 75% of the upper bound performance on the XEON and the CELL
platforms, respectively. These figures show that theML-based approach adapts to dif-
ferent programs, data sets and platforms.
XEON Platform On the XEON platform (as shown in figure 5.6), on average, theML-
based predictors achieve modest performance improvement when compared with the
Intel ICC’s OPENMP runtime default scheme. This is mainly because the Intel ICC
compiler has been well tuned for the parallel loops that are used in our experiments
on the XEON platform [Xinmin et al., 2003]. The ICC default scheme still results in
large performance degradation for some programs such asNPB.FT.L2, NPB.FT.L3 and
NPB.MG.L1, in which its performance gaps to the upper bound are within arange be-
tween 43% to 75%. By contrast, theML-based approach delivers stable performance
across data sets. This is exhibited by the performance gap oftheML-based scheme rel-
ative to the upper bound performance, which is less than 5% for any benchmark in the
experiments; in other words, it achieves at least 95% of the upper bound performance












































































































































































































































































































































 OpenMP default  DI  DS
Lower is better
Figure 5.7: Performance gaps to the upper bound on the CELL platform. Again, performance
of the ML-based predictors is more stable and better than the OPENMP runtime default scheme
across programs.
for all benchmarks. Compared to the OPENMP runtime default scheme, ourML-based
approach achieves more stable application performance across p ograms.
CELL Platform Figure 5.7 compares the performance of the OPENMP runtime
scheme against theML-based approach. Unlike the XEON platform, the OPENMP
default scheme does not deliver high performance on the CELL platform. By contrast,
the ML-based approach delivers similar performance levels as it does on the XEON
platform. On average, theML-based approach achieves better performance than the
OPENMP runtime scheme. The performance gaps of theDI and theDS predictors
to the upper bound are only 4% and 3%, respectively. In other words, theDI and
theDSpredictors deliver 96% and 97% of the upper bound performance, respectively.
Compared to OPENMP’s default scheme that only achieves 70% of the upper bound
performance, these are great improvements. In one case,NPB.CG.L3, the performance
improvement is 17.5 times greater than the XLC OPENMP runtime default scheme.
For some programs, the XLC default scheme has slightly better performance than our
approach, but the performance improvement is very small (2.6% on average). Again,
the performance of theML-based predictors is stable across programs on this platform.
They deliver above 80% of the upper bound performance for most programs. The
OPENMP runtime default scheme, however, has performance below 80% of the upper
bound performance on 16 out of 35 programs, in which it achieves 70% of the upper
bound performance and in the worst case, it achieves only 4% of the upper bound per-
formance. It is disappointing that the OPENMP runtime default scheme uses all the
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Figure 5.8: Performance gaps to the upper bound per data set.
processors while resulting in poor performance in almost half of the programs. That
is to say, the OPENMP default scheme is not stable across programs. As can be seen
from our experiments, the best parallel configurations are quite complex on the CELL
processor due to the heterogeneous and distributed memory cha acteristics of the pro-
cessor and as a result, a fixed heuristic cannot guarantee robust performance across
programs and data sets.
Stability Comparison
Box-plots in figure 5.8 summarise the performance gaps to theupper bound for the
OPENMP default scheme and theML-based predictors across programs and data sets.
The longer a ”whisker” in the diagram is, the less the performance of a model is. The
graph clearly shows that performance of theML-based predictors is not only stable
across programs and data sets, but also stable across architectures. It also shows that
performance of theDSpredictor is more stable than theDI predictor. This is because
theDSpredictor uses additional profiling runs to obtain accuratedynamic data features,
which leads to better performance across multiple data sets.
Though theML-based predictors make no assumption of the underlying architec-
ture, they learn the essential program and architecture chara teristics from the training
data automatically. This is the strength of a predictive model—it frees developers from
spending tremendous effort on manually re-tuning a mappingheuristic for a new plat-
form.











































































































































































































































































































































 Regression  MMGP  DI
Lower is better
Figure 5.9: Performance gaps to the upper bound on the XEON platform on the CELL platform.
The DI predictor has the closest performance to the upper bound.
5.5.3 Comparison with other Models
This section compares theML-based approach against the regression-based model and
theMMGPscheme. This experiment assumes that theMMGPapproach and the regression-
based model always choose the best scheduling policy, whiletheDI and theDSpredic-
tors must predict what the best policy is.
CELL Platform On the CELL platform, theML-based approach was compared with
MMGP—a performance model that is specialised for the CELL processor, and the
regression-based model. Consider the graph in figure 5.9, where t eDI predictor1 has
a better average performance as well as greater stability across the programs compared
to bothMMGPand the regression-based model.
In this experiment we assumed that theMMGPapproach and the regression-based
model choose the actual optimal scheduling policy for a given number of threads,
which means that ideally they should produce better performance results than our pre-
dictive models. On the contrary, on average, ourML-based predictors outperform these
two models. This is confirmed by the narrow performance gaps to the upper bound
performance achieved by ourML-based predictors, which translate to 96% (for theDI
predictor) and 97% (for theDS predictor) of the upper bound performance; whereas
theMMGPapproach and the regression-based model only achieve 76% and 69% of the
upper bound performance, respectively. Furthermore, theML-based predictors achieve
stable performance for most programs except for two loops: one is fromFT and the
1TheDSpredictor has better performance than theDI predictor but is not shown to aid clarity.
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Lower is better
Figure 5.10: Performance gaps to the upper bound on the XEON platform. The machine learning
based predictors have the closest performance to the upper bound.
other one is fromLU. The relatively low performance of these two loops is causedby
their unique characteristics that are not covered by the training examples. This prob-
lem can be easily solved by using more training programs for the training phase. In
contrast to theML-based predictors, the regression-based model shows the poor st pre-
diction result that achieves just 4% of the upper bound performance, which translates
to a wide performance gap of 96% to the upper bound; and theMMGPscheme’s poorest
prediction achieves only 18% of the upper bound, which translate to a performance
gap of 82% to the upper bound.
XEON Platform We only compared theDI and theDSpredictors with the regression-
based model on the XEON platform, becauseMMGPdoes not target this platform.
According to figure 5.10, theML-based predictors have consistently better performance
and greater stability across programs compared to the regression-based model. On
average, theML-based predictors outperform the regression-based model which only
delivers 80% of the upper bound performance. Although we have assumed that the
regression-based model always picks the best scheduling policy, it still slows down
some programs significantly. In one example,NPB.CG.L3, it delivers only 3.3% of the
upper bound performance. The poor performance is caused by failing to choose the
correct number of threads.
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Table 5.4: Profiling overhead of each model.
Model Intel CELL
DI predictor 4.79 secs 4.80 mins
DSpredictor 13.10 mins 1.75 hours
Regression 59 mins 16.45 hours
MMGP NA 41 hours
5.5.4 Summary of Performance Results
Sections 5.5.2 and 5.5.3 demonstrate two advantages of theML-based approach when
compared with the OPENMP runtime default scheme and the analytical-based ap-
proaches (i.e. theMMGPapproach and the regression-based model). Firstly, theML-
based approach has the best performance on average. Secondly, its performance is
stable across programs, data sets and architectures.
5.5.5 Profiling Cost
Profiling cost is a critical measurement when evaluating anypredictive model. This
section discusses profiling overhead of ourML-based predictors, the regression-based
model and theMMGPapproach.
The DS predictor requires additional profiling runs and as a result, it executes the
program with 7.18% and 1.16% of all possible configurations othe XEON and the
CELL platforms, respectively.
Table 5.4 shows that theML-based predictors have the smallest profiling costs on
both platforms. According to the table, the profiling overhead of theDI predictor is
very low and can be neglected. Though theDS predictor requires additional profiling
runs, when compared to the regression-based model, it stillreduces the profiling over-
head by factors of 4 and 12 times on the XEON and the CELL platforms, respectively.
Comparing to theMMGPscheme, theDI predictor and theDS predictor significantly
reduce the profiling overhead by factors of 29 and 512 times, respectively.
Figures 5.11 and 5.12 show the profiling cost per program for each model (the
profiling cost of theDI predictor is very low and is not shown in this figure to aid
clarity). The profiling cost of theDS predictor is within ranges from 0.2% to 13%
and from 0.08% to 4.7% of all possible configurations on the XEON and the CELL
platforms, respectively. Overall, theML-based predictors have lower profiling cost than

























































































































































































































































































































































 DS  Regression
Lower is better
Figure 5.11: Profiling overhead for each model on the XEON platform. The ML-based predictors
have the lowest profiling overhead.
the MMGPapproach and the regression-based model, which have to use many ore
profiling runs to make a prediction.
Summary of Profiling Overhead
As can be seen from table 5.5, theML-based approach requires a fixed number of profil-
ing runs regardless of how many threads and scheduling policies are considered. This
is an important feature that allows our approach to scale with the advances of future
multi-core processors and runtime systems.
The regression-based model has fairly expensive profiling overhead because it does
not reuse prior knowledge. Thus, every time it makes predictions for a new program,
it starts with no prior knowledge and has to obtain and learn behaviours of the new
program through profiling runs. TheMMGPapproach suffers from the same problem
of having to use expensive profiling runs to characterise thebehaviour of the input
program. The reason theMMGPapproach produces more accurate predictions than the
regression-based model is because its formula consists of architecture-dependent fea-
tures. However, to obtain these features requires detailedhuman-knowledge about the
underlying hardware. In contrast to these schemes, theML-based approach automat-
ically learns from the training data. By utilising prior knowledge learned from the
training data, theML-based predictors require the least profiling overhead for anew
program and achieve the best performance.




























































































































































































































































































































































 DS  Regression  MMGP
Lower is better
Figure 5.12: Profiling overhead on the CELL platform. The ML-based predictors have the lowest
profiling overhead.
5.6 Discussion
To characterise the input, theDS predictor has to profile the sequential program with
each input data set once. This is a method that has been widelyus d in iterative com-
pilation techniques [Kisuki et al., 1999]. Compared to traditional iterative compilation
techniques, theDS predictor has the advantage of avoiding search the whole compi-
lation space. Though the profiling overhead ofDS can be amortised by the future,
repeated runs of the input program, it may be considered expensive. The overhead can
be reduced by using sampling techniques [Sherwood et al., 2002], e.g. only profiling a
few loop iterations.
On the other hand, as can be seen from section 5.5, theDI predictor achieves similar
performance results while having much cheaper profiling overhead compared to theDS
predictor. From this point of view, theDI predictor is a stronger technique compared
to theDSpredictor in terms of applicability.
5.7 Conclusions
This chapter has presented two portable machine-learning-based (ML-based) predictors
to predict the best numbers of threads and scheduling policies of a data parallel loop
across multiple program inputs.
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The ML-based predictors were evaluated by comparing them againsttwo state-of-
the-art performance prediction models and the OPENMP runtime default scheme. Ex-
perimental results on two different multi-core platforms (Intel XEON and IBM CELL)
show that theML-based predictors not only produce the best performance on average
but also have the most robust performance across programs, data sets and architec-
tures. Compared to two recent models, theML-based predictors significantly reduce
the profiling cost for a new program. TheML-based approach is different from prior
approaches in that it allows the compiler designer to automaically construct an opti-
mising compiler which can generate various parallel configurations for data parallel
loops across different input data sets and platforms.
The techniques presented in this chapter and chapter 4 provide a comprehensive
compiler-based solution to map data parallelism onto multi-core processors. The next
chapter will address the problem of mapping streaming parallelism—a more complex
parallel paradigm that contains task, data and pipeline parallelism.
Chapter 6
Mapping Streaming Parallelism
Chapters 4 and 5 have proposed the use of machine learning to map data parallelism
onto multi-cores. This chapter now considers the mapping problem of streaming par-
allelism, a common parallel pattern that contains task, data and pipeline parallelism.
This chapter is organised as follows. Section 6.1 first introduces the work con-
ducted in this chapter. Then section 6.2 motivates the need for an automatic and adap-
tive approach for partitioning streaming parallelism. This is followed by a description
of the machine-learning-based approach in sections 6.3 and6.4. Experimental method-
ology and results are discussed in sections 6.5 and 6.6, respectively. Finally, section 6.7
summarises the main points of this chapter.
6.1 Introduction
Streaming parallelism is a common parallel pattern existing in many application do-
mains such as audio, video, network and signal processing. These application domains
are rich in parallelism and the program dependencies and parallelism can be explic-
itly identified with high level streaming languages such as STREAMIT [Gordon et al.,
2002], STREAM C/KERNELC [Kapasi et al., 2003] and BROOK [Buck et al., 2004].
Programs written with a streaming language are called stream programs. A stream pro-
gram can be viewed as a composition of parallel tasks, which is represented as a stream
graph. Each node in a stream graph represents a computation tsk and arcs between
nodes represent communication between tasks. When compiling a stream program,
the compiler must perform whole-program optimisations on the stream graph so as to
generate an efficient mapping [Gordon, 2010].
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Typically, the compiling and executing of stream applications is broken into two
stages: partitioning the stream graph into regions which are allocated to threads and
then scheduling, which allocates the threads to the underlying hardware. This is by no
means a new challenge and there is an extensive body of work onmapping task, data
and pipeline parallelism to parallel architectures using runtime scheduling [Ramam-
ritham and Stankovic, 1984], static partitioning [Sarkar,1991; Subhlok et al., 1993;
Kwok and Ahmad, 1999], analytic models [David et al., 1996; Navarro et al., 2009],
heuristic-based mappings [Gordon et al., 2006], or integerlin ar programming (ILP )
solvers [Kudlur and Mahlke, 2008; Udupa et al., 2009]. They can each achieve good
performance but are restricted in their applicability. Fundamentally, such approaches
are based on the developers’ view about the most significant costs of the target plat-
form and typical programs, encoding a hardwired human-derived heuristic. However,
as shown in this chapter later, the best form of the program varies cross programs and
platforms.
To overcome the problem of hardwired heuristics, many research rs have proposed
the use of machine learning (ML) as a methodology to automatically construct opti-
misation strategies [Moss et al., 1998a; Stephenson et al.,2003]. Such an approach
has the advantage of being portable across different platforms without requiring ex-
pert knowledge. However, until now it has been limited to relatively straightforward
problems where the target optimization to predict is fixed, e.g. determining compiler
flag settings [Hoste and Eeckhout, 2008], loop unroll factors [Stephenson and Ama-
rasinghe, 2005] or the number of threads per parallel loop (as presented in chapter 5).
Determining the best partitioning of a stream program is fundamentally a more diffi-
cult task. First of all, rather than predicting a fixed set of optimisations we are faced
with predicting an unbounded set of coalesce and split operations on a program graph.
As the graph changes structure after each operation, this further increases the com-
plexity. A secondary issue limiting the applicability of machine learning is its reliance
on sufficient training data. This problem is particularly acute for emerging parallel
programming languages where the application code base is small as is the case for
streaming languages.
This chapter tackles both problems by developing aML-based model to automat-
ically derive a good partition for STREAMIT [Thies et al., 2002] programs on multi-
cores, making no assumption on the underlying architecture. Rather than predicting
the best partitioned graph, it develops anearest-neighbourbased machine learning
model that predicts the ideal partitioningstructureof the STREAMIT program. It then
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2.3






































Figure 6.1: The mapping and executing process can be broken into two main stages partitioning
and scheduling. Partitioning is responsible for mapping nodes to threads. This is achieved
by a series of fuse and fission operations on the original source program. At the end of this
process, each node of the final graph is allocated to a thread and so the original graph has
been partitioned. Scheduling allocates each of these threads to cores. Scheduling may be
dynamic especially if the number of threads is greater than cores. This chapter focuses solely
on partitioning.
searches through a program transformation space (without executing any code) to find
a program of the suitable structure. This chapter also presents a micro-kernel stream
program generator to overcome the problem of insufficient training programs. The
generator is able to provide many small training examples for the machine learning
model.
6.2 Background and Motivation
This section first defines the problem of stream graph partitioning. It then shows that
finding a good partition for a streaming application is highly dependent on the program
and the underlying hardware platform.
6.2.1 Background
Our ML-based partitioner is evaluated with STREAMIT benchmarks. In STREAMIT,
each program is represented by a stream graph. It is the compiler’s responsibility to
partitioning this graph and allocate partitions to threadswhich are then scheduled on
the underlying hardware. This is a two-stage process and is illustrated in figure 6.1.
First, the nodes in the original graph are merged into largernodes or spilt into smaller
nodes by a sequence of fuse and fission operations. This givesa transformed program
where each node is allocated to a separate thread. Each thread is then scheduled to the
hardware by the runtime. The first stage is calledpartitioning as it is concerned with






































Figure 6.2: A simplified stream graph of the MP3DECODER STREAMIT program (a). Each node
is a task that can be executed in pipeline fashion. Concurrent task parallelism is achieved after
each splitter node. A greedy partitioner applied to this program gives the graph (b) with just four
nodes. A dynamic programming based partitioner gives the graph (c) with 8 nodes.
determining those regions of the stream program that will beeventually allocated to
a thread. The second stage is calledschedulingand is responsible for the allocation
of threads to processors. In this chapter, we are interestedin the mapping of nodes to
threads and hence focus purely on the first stage of the process1, partitioning.
6.2.2 Motivation
Finding a good partitioning for a streaming program is difficult due to the large number
of possible partitions. Figure 6.2 (b) and (c) show two possible partitioned versions of
the originalMP3DECODERprogram shown in figure 6.2(a). Both are obtained by
applying a sequence of fuse and fission operations on the original raph. The first
partitioning shown in figure 6.2(b) corresponds to a greedy partitioner, the second par-
titioning, figure 6.2(c) corresponds to a dynamic programming based method; both are
STREAMIT compiler built in heuristics [Thies et al., 2002]. The question is which is
1Note: as the proposed approach uses a machine learning approach, it implicitly considers the be-
haviour of the scheduler along with the rest of the underlying system (hardware, operating systems etc.)
when generating training data.





































 Dynamic Programming Partitioner  Greedy Partitioner
(b) 8-core platform
Figure 6.3: The relative performance of two partitioning schemes with respect to a naı̈ve parti-
tioning scheme. The results are shown for two platforms and three distinct STREAMIT programs.
Greedy partitioning performs well on MP3DECODER on the 4-core platform but not as well as
dynamic programming partitioning on the 8-core. This relative ordering is reversed for DES and
DCT. Determining the best partitioning depends on program and platform.
the best one? This problem of graph partitioning in its general form is known to be
NP-complete and it is difficult to devise a general heuristic[Bui and Jones, 1992].
To illustrate this point, consider figure 6.3, which shows the performance of each
partitioning approach on two different multi-core platforms: a 2x dual-core (4-core)
machine and a 2x quad-core (8-core) machine. On the 4-core the greedy scheme per-
forms well for MP3DECODER; it has a lower communication cost, exploiting data
parallelism rather than the pipeline parallelism favouredby the dynamic programming
partitioner. On the 8-core platform, however, the dynamic programming-based heuris-
tic delivers better performance as load balancing becomes critical.
When examining two further programs,DESandDCT, it is clear that the best par-
titioning algorithm for a particular machine is reversed. The figure shows that there
is no current ”one-fits-all” heuristic and the best heuristic varies across programs and
architectures. Rather than relying on heuristics, we wouldlike a scheme that automat-
ically predicts the right sequence of fuse and fission operations for each program and
architecture. In the case ofMP3DECODER, this means a good strategy will select the
operations that give the partitioned code in figure 6.2(b) for 4-cores and the partitioned
code in figure 6.2(c) for 8-cores. However, predicting the correct sequences of fuse
and fission is highly non-trivial given the unbounded structure of the input program
graphs.
The next section describes a novel approach to partitioningstreaming applications.
Rather than predicting the sequence of fuse and fission operations directly, it tries to
predict the rightstructureof the final partitioned program. Given this target structure, it
then searches for a sequence of fuse and fission operations that generates a partitioned



















Predicting the ideal structure Searching1 2
Figure 6.4: Work flow of the machine learning based compiler framework. The compiler takes in
program source code and produces an optimised binary. In the middle of the compiler is a ML-
based partitioner. The partitioner firstly predicts the features of an ideal partitioning structure of
the input program. This is done by checking the similarity of the input program features to prior
knowledge. Then, it searches the transformation space to generate a program whose features
are as close as possible to the predicted ideal structure.
program that fits the predicted structure as closely as possible.
6.3 Predicting and Generating a Good Partition
One of the hurdles in predicting the best sequence of fusion and fission operations
is that the graph keeps changing structure after each operation. In figure 6.1, the
second operation fiss(2.3) would have to be renamed fiss(1.6)if the first operation
(fuse(1.2,1.3,1.4,1.5)) had not taken place. Any scheme that tries to predict a sequence
of fuse and fission operations has therefore to take into consideration the structure of
the graph at each intermediate stage. The supervised predictiv modelling schemes
explored to date are incapable of managing this [Duda et al.,2000]. This chapter takes
a different approach. Instead of trying to predict the sequence of fuse and fission oper-
ations, the problem is divided into two stages as illustrated in figure 6.4:
1. Predict the ideal structure of the final partitioned program.
2. Search a space of operation sequences that delivers a progr m as close as possi-
ble to the ideal structure.
As illustrated in figure 6.5, our 2-step approach actually performs on two different
spaces. On theprogram space, an ideal predictor would take in the input program
graph and directly predict the output program graph. However, it is impossible to
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Figure 6.5: The ML-based approach performs on two different spaces. It first predicts the feature
vector of the ideal partitioning structure on the feature space. Then it searches the program
space to generate a partition which is as close as possible to the ideal structure. The distance
to the ideal structure of a generated partition is measured on the feature space.
predict unbound graph structures using supervised learning. Instead ourML-based ap-
proach first translates the prediction problem onto thefeature spaceand then maps the
predicted result back to the program space using random search. In the first step, the
ML-based model predicts the ideal partitioning structure on the feature space. It takes
the feature vector of the input program and predicts the featur vector of the ideal
program structure. On the feature space the prediction is performed on fixed feature
vectors, which enables us to build a supervised learning model. Unfortunately there
are no functions that can map the predicted feature vector back to a legal partition on
the program space. To generate an output program, in the second step our approach
first performs random search on the program space to generatemany legal partitions.
It then measures the distance to the ideal structure for eachgenerated partition on the
feature space and selects one partition whose distance is asclose as possible to the
ideal structure.
In essence, the first stage focuses on determining the goal ofp rtitioning, i.e. the
structure of the partitioned program without regard to how it may be actually realised.
The second stage explores different legal operation sequences until the generated parti-
tioned program matches the goal. This frees us from the concern of correctly predicting
the syntactically correct sequence of fuse and fission operations. Instead the compiler
can try arbitrary sequences until it reaches a partition that closely matches the goal.
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The next section describes how to predict a good partitioning goal and is followed by a
section describing how the machine learning based compilercan generate a sequence
of fuse and fission operations to reach that goal.
6.3.1 Predicting the Ideal Partitioning Structure - Settin g the Goal
Ideally, the proposed scheme needs to predict the ideal partitioned structure of any in-
put graph program. In order to cast this as a machine learningproblem, it is required to
build a functionf which, given the essential characteristics or featuresXorig of the orig-
inal program predicts the features of the ideal partitionedprogramXideal. Building and
using such a model follows the well-known three-step process for supervised machine
learning [Bishop, 2006]: (a) generate training data (b) train a predictive model (c) use
the predictor. Training data is generated by evaluating (executing) randomly generated
partitions for each training program and recording their execution time. The features of
the original and best partitioned program are then used to train a model which is then
used to predict the best ideal partitioning structure for any new, unseenprogram. One
of the key aspects in building a successful predictor is developing the right program
features in order to characterise the original and goal programs. This is described in the
next section and is followed by sections describing training data generation, building
the predictor using nearest neighbours and then using the predictor.
6.3.2 Extracting Features
Rather than trying to deal with unbounded program graphs as inputs and outputs to the
predictor, the essential characteristics of such graphs are described by a fixed feature
vector of numerical values. The intention is that programs with similar feature vectors
have similar behaviour. This assumption is empirically evaluated in section 6.6.3. The
predictor uses programfeatures, to characterise a streaming application. The set of
program features are summarised in table 6.1. Two sets of those features are extracted
from the overall stream graph and the critical path of the program. Thereby, one set
represents the overall characteristics of a streaming program and the other captures
characteristicssolelyof the program’s critical path. Features are extracted fromthe
stream graph (i.e. programIR ) without running the program, thus the overhead of
extracting features is insignificant.
For a given streaming program, the model firstly extracts a featur vector,Xorig =
[x1orig,x
2
orig, · · · ,x
n
orig] from the original stream graph.Xorig is used to characterise
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Table 6.1: Program features extracted from a streaming application.
Program Features
#Filter #Joiner
Pipeline depth Splitjoin width
Avg. unit work1 Max unit work
Pipeline work Splitjoin work
Computation2 Computation of stateful filters
Branches per instruction Load/store per instruction
Avg. dynamic communication rateMax dynamic communication rate
Avg. commun. rate Computation-commun. ratio
Avg. commun. / (unit work) Avg. bytes of commun. / (unit work)
Max commun. rate / (unit work) Work Balance
1 The amount of estimated instructions spent on per input dataitem. This includes the instructions that
are used to transfer input and output data items.
2 The amount of estimated instructions spent on doing computation. Thisexcludesthe instructions that
are spent on transferring input and output data.
it. The same feature vectorXpart is used to characterise any partitioning of a given
program. The features are normalised and we use principal component analysis
(PCA) [Bishop, 2006] (see chapter 2) to reduce redundancies between features.
6.3.3 Generating Training Data
Once there is a means of describing the original and partitioned programs, we can start
generating training data. Training data are generated by evaluating on average 3000
differentrandomly generated partitions for a program and recording the execution time,
t. For each program, the model also extracts program feature sets, Xorig andXpart,
of both the program and its partition respectively. Programfeatures and execution




1, · · · ,N and j ∈ 1, · · · ,R, for N training programs in which each program hasRdiffer-
ent partitions.
Synthetic Stream Program Generation
One particular problem encountered in training for new languages is that the training
set is small. There simply is not a large enough program base with which to work. To
overcome this problem, this work builds a micro-kernel stream program generator to
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generate many small training examples, supplementary to existing benchmarks. This
allows training of the predictive model on larger data sets.The stream program gener-
ator automatically extracts micro-kernels (i.e. working functions and communicating
patterns) from any subset of existing STREAMIT programs. It limits the generated
programs to a space with parallel parameters (i.e. pop and push rate, pipeline depth,
split-join width, and loop iteration counts etc). Then, it generates a large number of
small training examples in which the parallel parameters and working functions are
varied.
The cost of generating new benchmarks can be neglected because millions of pro-
grams can be generated in an order of minutes. Running programs to generate training
data from potentially thousands programs, however, is prohibitively expensive. There-
fore, it is desired to select only a limited number of representative programs. We
propose a clustering technique to select representative benchmarks, which is also ap-
plied to choosing the ideal partitioning structure (see section 6.3.4). Informally, this is
done by examining the generated programs and selecting onlythose which are suffi-
ciently distinct from the existing training set in the feature space. Detailed description
of this technique is given in appendix A. Although producingtraining data takes time,
it is only a one-off cost incurred by theML-based model. Furthermore, generating and
collecting data is a completely automatic process and is performed off-line. Thus, it
requires far less effort than constructing a heuristic by hand.
6.3.4 Building a Model
Once sufficient training data is generated, we are in a position to build a predictive
model. The proposed model is based on a straightforwardnearest-neighbour classi-
fier [Duda et al., 2000]. When train the model, for each training program, the features
of the original programXorig and those of its best found partitionXideal are recorded.
When used on a new unseen program, the model finds the program from the training
set whose features most closely match the new program’s features. It then simply re-
turns the features,Xideal of the training program as the predicted best ideal partition for
the new program.
In the setting of this chapter, each program in fact has a number of partitions that
give good performance. To capture this, the best partitionsare grouped into regions
usingclustering. We consider the cluster with the best average performance and select
a representative candidate as described in the next section.
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Selecting the Ideal Partitioning Structure
Each training program has a number of good partitions. The task is to select the most
useful one, i.e. the partition that is likely to be good for similar programs. The good
partitions are clustered using aK-Meansclustering algorithm [Bishop, 2006]. The
right number of clustersK is determined by using the standardBayesian Information
Criterion (BIC ) score [Pelleg and Moore, 2000; Schwarz, 1978]. Informally, BIC is a
measurement of the ”goodness of fit” of a clustering parameter (i.e. K) to a given data
set. The larger theBIC score, the higher chance that we find a good clustering number
for the data set. Work in this chapter uses theBIC formulation given in [Pelleg and
Moore, 2000], which is:




where l̂ j is the log-likelihood of the data whenK equals to j, R is the number of
points in the data (i.e. the number of generated partitions), andp j is a free parameter
to estimate, which is calculated as:p j = (K −1)+dK+1 for ad-dimension feature















whereRn is the number of points in thenth cluster,σ̂2 is the average variance of the
distance from each point to its cluster centre, andSn is the normalised average speedup
of thenth cluster.
The K-Means clustering algorithm is applied for the generated programs with dif-
ferent cluster numbersK. For each clustering result, its correspondingBIC score is
firstly calculated. Then, the clustering number,Kbest, which gives the highestBIC
score, is chosen. After this point, we know the partition space can be represented by
Kbest clusters.
Once the number of clusters is found, the proposed method select the cluster that
has the largest number of good partitions. We select the 10% of partitions that are close
to the cluster centroid of the selected cluster and normalise their feature values. The
normalised features are considered as the ideal partition structure.
Figure 6.6 visually depicts the use of this clustering technique. Each point in the
figure represents a good partition of the STREAMIT benchmarkLATTICE. To aid clar-
ity, the original multi-dimensional feature space has beenliminated to a two dimen-
sions space. For these programs, there are three distinct clusters of good partitions.
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 Cluster-1  Cluster-2  Cluster-3  Centriods 
Figure 6.6: The feature space is projected into 2 dimensions in this diagram for presentation
purposes. Each of the points represents a good partitioning structure for the LATTICE program.
Using clustering there are 3 clusters found and centres of clusters are marked as centroids.
Cluster-1 is selected as it has the best mean speedup. The features around the centroid of
cluster-1 are then averaged and used as the ideal partitioning structure.
Cluster-1 is chosen because it contains 66% of all the good partitions and has the high-
est mean speedup.
6.3.5 Using the Model to Predict the Ideal Partitioning Stru cture
Once we have gathered training data and built the model as describ d above, we can
now use the model to predict the ideal partition structure ofa new, unseenprogram as
shown in figure 6.4. The model firstly extracts features of theinput program, processes
its program features usingPCA, and use thenearest neighbourmodel to predict the
ideal partitioning structure of the input program. The nearest neighbour scheme picks a
program in the training set that is the most similar to the input program. This is done by
comparing the input program’s features to known programs’ features. Once the nearest
neighbour has been selected, its ideal partitioningXideal is used as the predicted ideal
structure for the new program. In rare instances, the model may not be able to find
any training programs that are similar enough to the input program (i.e. no programs
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Distance to the ideal partitioning structure
Figure 6.7: Separating partition candidates with Euclidean distances. The x-axis represents
the distance to the ideal partitioning structure and the y-axis represents the speedup relative
to the STREAMIT default graph partitioner. Each dot represents a partition choice and the line
represents the mean speedup of that partition within a distance. The line represents mean
speedup of the partitions whose distances to the ideal structure are less than a certain value.
in the training set are close to the new input program). It then simply uses the default
partitioner provided by the compiler.
6.4 Searching and Generating a Partition Close to the
Predicted Ideal Structure
The previous section provides a means to predict the ideal partition structure without
actually running the code. We can now generate new partitions by applying random
fuse and fission operations to the input program’s graph. Foreach generated partition,
the model measures its Euclidean distance from the predicted deal structure in the
feature space. This is repeated many times, selecting the partition nearest the ideal
structure.
Figure 6.7 illustrates the use of distance as a means of determining the best par-
tition candidate for the STREAMIT programLATTICE. Each dot represents a unique
partition. There are over 3000differentpartitions of which only 15% of the partitions
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are better than the partition generated by the STREAMIT default scheme. Given the
large number, selecting a partition to improve is non-trivial. The figure shows that
distance to the ideal structure is a good measure of the quality of a partition. If we
choose a distance of less than 0.5 as the confidence level, then we will pick a partition
that is at least 5.21 times (6.6 times on average) faster thana p rtition generated by the
STREAMIT default partitioning heuristic.
In this work, theML-based model generates on average 3000 potential partitions for
each new program, selecting the one that is nearest to the ideal. It does not execute any
of these programs, merely extracts their features and measures the Euclidean distance.
Each partition takes less than 100 ms to generate and evaluate, so is not a significant
cost.
6.5 Experimental Methodology
This section describes the platforms, compilers, and benchmarks used in the experi-
ments as well as the evaluation methodology.
Benchmarks The STREAMIT benchmark suite version 2.1.1 was used to evaluate the
proposed approach. These applications represent typical stre ming parallel programs
containing both pipeline and data parallelism. On average,each program contains 46
(up to 168) filters at theIR level.
Compilers TheML-based model is implemented as a stream graph partitioner inthe
STREAMIT compiler (version 2.1.1). The STREAMIT compiler is a source to source
compiler which translates the partitioned stream graph into C++ code. The Intel ICC
compiler version 11.0 was used to convert the C++ program to binary. The compiler
flags used for ICC is ”-O3 -xT -aXT -ipo ”.
Hardware Platform The experiments were performed on two multi-core platforms:
a 4-core platform (with two dual-core Intel XEON 5160 processors running at 3.0GHz
with 8GB memory) and an 8-core platform (with two quad-core Intel XEON 5450
processors running at 3.0GHz and has 16GB memory). The dual-core XEON 5160
processor has a 4MB L2-cache while the quad-core XEON 5450 has a 12MB L2-cache.
Both platforms run with 64-bit Scientific Linux with kernel 2.6.17-164 x8664 SMP.

































































































































 Analytic  Greedy  Machine Learning
Figure 6.8: Performance comparison on the 4-core platform for the analytical model, the greedy
partitioner and the ML-based model.
Cross-Validation Once again, the standard evaluation method–leave-one-out-cross-
validationwas used to evaluate the propose approach [Bishop, 2006]. This means the
target program was removed from the training program set andhen a model was based
on theremainingprograms. This also guarantees that the benchmark generator has not
seen the target program before. The trained model is used to generate partitions for the
removed target program. This procedure is repeated for eachprogram in turn.
Synthetic Benchmarks Roughly over 100K synthetic programs were generated by
the benchmark generator and around 60 to 300 of them were selected for training. The
benchmark generation and selection process takes less than15 minutes.
6.5.1 Comparison
STREAMIT has its default partitioning strategy, a sophisticated dynamic programming
based partitioning heuristic [Thies, 2009]. All results are presented relative to this
default and it provides a challenging baseline. To provide awider comparison, we
also evaluate a recently proposed analytical-based pipeline parallelism model [Navarro
et al., 2009] and an alternative greedy-based heuristic available within the STREAMIT
compiler [Gordon et al., 2006]. The analytical-based modelfinds a suitable parallel
mapping by predicting the execution time of a given streaming application and it is
implemented in the STREAMIT compiler. For each program, the analytical-model-
based partitioner generates 50,000 partitions of a single program and selects a mapping
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which has the best predictive performance as output. The machine learning scheme, in
contrast, predicts the beststructureand selects the partition closest to it, using an order
of magnitude fewer candidates.
6.5.2 Best Performance Found
In addition to comparison with existing approaches, we alsowish to evaluate the pro-
posed model by assessing how close its performance is to the maximum achievable.
However, it is not possible to determine the best, due to the combinatorially large num-
ber of partitions. Instead we randomly generated 3,000different partitions for each
program and select the best performing partition as an indication of the upper bound
on performance that could be achieved if there were sufficient resources. This is called
”Best-Found” performance.
6.6 Experimental Results
This section first reports the performance of theML-based approach against alternative
approaches on the 4-core platform. This is followed by a short explanation of the
results generated by different models. Next, the accuracy of the ML-based model is
evaluated in predicting good structures and what type of partitioning is important for
each program is analysed. Finally, the model is extended to an 8-core platform and
evaluated.
6.6.1 Performance Comparisons
Comparison with other Techniques
Figure 6.8 shows the performance results for the 4-core platform. On average the
analytical-based and the greedy-based partitioners do notsignificantly improve over
the STREAMIT default dynamic-programming-based partitioner. TheML-based ap-
proach, however, is able to deliver significant improvementover the default scheme
with a 1.90x average speedup.
Analytic On average, the analytical-based model only achieves 1.07xspeedup
over the STREAMIT default partitioner. This is not a surprising result because the
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STREAMIT default partitioner is a strong baseline tuned by hand. It isonly able to im-
prove performance in 4 out of the 17 programs. It successfully partitionsFM resulting
in a 3.0x speedup by coarsening the pipeline. However, it fails to balance the pipeline
of FILTERBANKdue to its inability to capture the complicated communication pattern
of the program. This leads to a greater than 2xslowdown.
Greedy The greedy partitioner also fails to significantly improve or the STREAMIT
default partitioner. On average, it achieves a 10% performance improvement over the
default partitioner. In approximately half of the programs, it gives a performance im-
provement. For example it is able to achieve an impressive 1.69x and 2.57x speedup on
MP3DECODERandMPEG2by reducing communication through aggressive fusion.
However, it also slows down 9 applications, particularly inthe case ofSERPENTand
DCT, which are up to 7.7x slower than the default dynamic programming approach.
This result clearly shows the best partitioning heuristic varies from program to pro-
gram.
Machine Learning TheML-based approach, on the other hand, can greatly improve
performance compared to the default partitioner and gives more stable results. It
achieves better performance in most of the benchmark, up to 6.9x forLATTICE. In just
one case,MATMUL, it performs worse than the default (as do the other 2 schemes).
The backend ICC compiler aggressively auto-vectorises the program which has not
been captured by our model. This issue can be solved by addinga ditional features to
the model and is the subject of future work.
Comparison vs. Best-Found Performance
Although theML-based scheme performs well compared to existing approaches, it is
useful to know whether there is further room for improvement. Figure 6.9 shows the
comparison of the proposed scheme against the ”Best-Found”performance. ForFM
theML-based reaches this maximum, but for other programs such asMP3DECODER,
INSERTIONSORTand VOCODER, there is significant room for improvement. So
although the proposed approach outperformed all prior techniques onVOCODER, it
could have done better. Overall there is a 2.5x average maximum speedup available
and it achieves 60% of that maximum performance.
































































































































 Machine Learning  Best-Found 4.4     4.4  6.9 8.1
Figure 6.9: The performance of our approach vs the best performance found out of on average
3000 executions per program on the 4-core platform.
6.6.2 Explanation
This section first explains how the benchmark generator works. Then it investigates the
partitions generated by different approaches for three selected STREAMIT benchmarks
and as such, provides further details about theML-based model and other approaches.
The Benchmark Generator
We explain how the benchmark generator works using a training example. In this case,
LATTICE is first removed from the training program set, so thatLATTICE will not
be seen by the learning algorithm. In order to build an accurate predictive model, we
need to have similar programs in the training program set. Todo this, the benchmark
generator first extracts micro-kernels from the remaining training programs and then
uses the extracted micro-kernels to generate many new, small training examples as
shown in figure 6.10(a). By using a statistical method (as described in appendix A)
to select representative programs, the generated benchmarks can be represented by a
smaller number of programs as shown in figure 6.10(b). As can been seen from this
diagram, the representative programs actually cover the uns en program, i.e.LATTICE,
in the feature space. Using the knowledge obtained from the selected programs, a
predictive model is able to generate good partitions forLATTICE-similar programs,
even though the learning algorithm has not seen exactly the sam program before. This
example explains why ourML-based model achieves great performance improvement
for theLATTICEbenchmark in the experiments (see figure 6.8).
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Figure 6.10: Using the benchmark generator to generate representative training benchmarks.
Here, the original multi-dimensional feature space has been projected to a two-dimensional
space to aid clarity. In this example, LATTICE was first removed from the training program set.
Using existing programs, the benchmark generator first produced synthetic programs as shown
in (a). The generated programs were then pruned and the selected representative programs
are able to cover the unseen program LATTICE in the feature space (b).
In figure 6.10(a), some regions where most training programsf ll into are denser
than others. Consequently, these program-dense regions tend to have more represen-
tative benchmarks. This is actually a good feature that enabl s us to focus on the
most popular programs in case the training cannot be performed on an extensive set of
training programs.
Generated Partitions
RADIXSORT This application has a regular parallel structure: it is pure pipeline par-
allelism; 10 out of its 13 filters have exactly the same computation-communication
ratio. For this program, both the dynamic-programming based and the greedy-based
algorithms give a partition that has the ”Best-Found” performance. Thus, theML-based
approach is not able to improve their results.
LATTICE This application contains 36 filters with both data (i.e. splitjoin) and
pipeline parallelism as shown in figure 6.11 (a). Finding a good partition for it is
certainly nontrivial and different approaches give different answers. Figures 6.11 (b)
to (e) illustrate the partitions given by four partitioners: the STREAMIT default, the
greedy-based, the analytical-based, and theML-based partitioners, respectively. The
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Figure 6.11: The stream graph (a) and partitions generated by different approaches for LAT-
TICE. Each box represents a filter and the communication rate of each filter is denoted. The
dynamic programming based partitioner gives (b), the greedy partitioner gives (c), the analytical
model gives (d), and the MLbased approach gives (e) by coarsening the stream graph to reduce
communication overhead.
STREAMIT default partitioner aims to form a balanced pipeline and generates a par-
tition with four nodes. This partition outperforms the solutions given by the greedy-
based and the analytical model-based partitioners, which generate partitions with more
threads at the scheduling stage, bringing extract runtime overhead. In contrast, the
ML-based approach generates a coarse-grain stream graph, whic has relatively fewer
number of threads and lower communication cost. As a result,theML-based approach
achieves better performance than other techniques. By examining this application, it
turns out that the computation ofLATTICE is relatively smaller compared to its com-
munication cost on the 4-core platform. Therefore, a good partitioning strategy will
try to coarsen the stream graph to reduce communication overhead. In this case, the
ML-based approach identifies the program characteristics ofLATTICE and applies an
appropriate heuristic to aggressively coarsen the stream gr ph.
VOCODER The stream graph ofVOCODERhas over 120 filters containing large
splitjoin sections and long-stage pipelines. UnlikeLATTICE’s partitioning strategy,
merely considering coarsening the stream graph is not the rig t choice for this appli-
cation. Figures 6.12 (a) and (b) correspond to the partitions given by the STREAMIT
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default scheme and theML-based approach respectively. This time, theML-based ap-
proach takes a different strategy. In order to reduce communication overhead, it first
coarsens those small computation kernels. At the same time,it exploits data paral-
lelism in the critical path (which contributes to around 40%of the total computation)
and generates a 9-node partition. When compared with the Best-Found solution, a 13-
node partition, theML-based model could be smarter by predicting a more aggressive
partitioning goal.
Summary As indicated by these examples, different partitioning strategies should be
applied to applications with different program characteristics (section 6.6.3 gives de-
tailed discussion about the program characteristics). Essentially, the analytical model
and the two STREAMIT partitioners are ”one-size-fits-all” strategies. They canbe im-
proved by a program-aware partitioning scheme. Developingsuch a scheme by hand
is, however, extremely hard. TheML-based approach, on the other hand, solves this
problem by leveraging machine learning techniques. It usesprior knowledge to select
and apply the program-specific partitioning strategy according to program characteris-
tics of the target program, resulting in better performancethan hardwired heuristics.
6.6.3 Analysis of Results
This section analyses the behaviour of the proposed approach. It first evaluates how
accurate the nearest neighbour model is. Next, it evaluateshow useful the feature
space is in distinguishing good partitions. Then, it examines the structure of the best
partitions found and examines what optimisation criteria ae important in delivering
performance. This is followed by an analysis of the STREAMIT benchmark generator.
Correlation of Program Features
The intuition behind theML-based model is that similar programs will have similar
ideal partitioning structures as long as we are able to have features that capture simi-
larity accurately. Figure 6.13 confirms this assumption. Itshows the program features
of the ideal partitioned program vs. the features of the original program for each of the
benchmark. The original multi-dimensional feature vectors have been projected into a
single value for each program to aid clarity. This figure shows a strong correlation be-
tween the program features and the ideal partitioning structu e. This can be quantified
by using thecorrelation coefficient[Bishop, 2006] (see chapter 2 for the definition).
























Figure 6.12: Partitions generated by the STREAMIT default method (a) and the ML-based ap-
proach (b) for VOCODER. Each box represents a filter in which the communication rate is
denoted. The STREAMIT default scheme exploits purely pipeline parallelism. The ML-based
approach exploits both pipeline and data parallelism.
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Features of the ideal partitioning structure
Figure 6.13: Correlation between program features and the ideal partitioning structure for each
of the 17 benchmarks. This figure shows there is strong correlation between program features
of a program and its ideal partitioning structure. Note that the feature vector of each program
has been reduced (by using PCA) into a single value to aid visualisation.
It takes a value between -1 and 1, the closer the coefficient isto +/−1, the stronger
the correlation between the variables. It is 0.9 in this case, which indicates a high cor-
relation between program features and the ideal partitioning structure. This diagram
shows evidence that means the premise for the nearest neighbour model is valid.
Distance-based Mapping Selection
The box plots in figure 6.14 summarise the performance of partitions around a pre-
dicted ideal partitioning structure. They show the performance of partitions with a
normalised distance of less than 0.5 to the predicted ideal partitioning structure, as used
by the predictive model. The diagram shows that regions around the predicted ideal
result in good performance. The top and the bottom of the ”whisker” of each program
represent the highest and the lowest speedup found in the region around the predicted
ideal. For the majority of programs we obtain significant performance improvement if
we can generate a mapping that is closer to the predicted ideal partitioning structure.
The one exception isMATMUL, as seen in figure 6.9. If we zoom in onVOCODER,
we see that the average speedup obtained in this region is 2.7. The lower value is 1.9
and the upper is 4.4. If we look at figure 6.9, we see that the proposed scheme selects a
partition that achieves just a 1.9 speedup–the lower bound,while the best performance
is 4.4–the upper bound. This shows that the predictive modelcould improve if was
smarter in choosing the ideal structure within a good cluster for this program.





















































































































Figure 6.14: Performance of mappings around the predicted ideal partitioning structure. The
distance of each program to the predictive ideal partitioning structure is evaluated with weighted
Euclidean distance. The x-axis represents the program and the y-axis represents the speedup
relative to the STREAMIT default mapping. The central box denotes the mean speedup and the
top and bottom of each box represent the highest and the lowest speedup using the ML-based
model.
Figure 6.15 shows how the performance of a partitioning structure varies as a func-
tion of its distance from the ideal partitioning structure.This diagram averages the
results across all benchmarks and shows that partitions near th ideal structure give the
best average performance. The figure demonstrates that Euclidean distance from the
ideal structure is a useful means of discriminating good partitions from poor.
Importance of Partitioning Choices on Performance
Section 6.2 has shown that the best heuristic varies across pgrams. We now con-
sider the importance of specific partitioning characteristics for each program on the
4-core platform. We have considered a number of characteristics that a partitioning
algorithm may wish to consider in making partitioning decision e.g. communication
computation ratio, average push rate etc. Figure 6.16 showsa Hinton diagram illustrat-
ing the importance of a number of different partitioning objectives on the performance
of each program. Intuitively, this information gives us an indication of those charac-
teristics on which an optimising heuristic should focus. The larger the box, the more
significant the issue for that program is. The x-axis denotesth programs, the y-axis
denotes partitioning criteria. Figure 6.16 shows that eachof t ese objectives has an
impact on each program. The computation to communication ratio is important for all
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Distance to the predicted ideal partitioning structure
Figure 6.15: Average performance relative to upper bound vs. distance from ideal partition.
This figure shows the average performance of a partition as a function of its distance from the
predicted ideal structure. As the distance decreases, performance improves.
programs and extremely important for theCHANNELVOCODERandSAR. Having a
balanced pipeline, however, is less important overall. Some programs are sensitive to
all of these objectives, e.g.RADIXSORTwhile for some program e.g.FFT, one issue,
coarsen the splitjoin sections, is of overwhelming importance. This diagram illustrates
just how hard it is for a heuristic which typically focuses one or two objectives, to
find the best partitioning for all programs.
6.6.4 Adapting to a New Platform
In order to evaluate the portability of theML-based model, we have ported it to a 2x
Quad-core Intel XEON (8 cores in total) platform. Training data was collected from
the new platform and used to train the model. Note that the same program features and
methodology were used to train the model as used on the 4-coreplatform. Due to time
constraints, relatively fewer partitions were collected for each training program. This
will affect the performance of the model.
Figure 6.17 shows the performance of the different approaches on the 8-core plat-
form. The most striking result is that for some applications, the greedy partitioner does
better than it does on the 4-core platform. ForDESandFFT, the greedy partitioner
achieves 1.28x and 1.78x speedup respectively compared to the default dynamic pro-




























































































































Figure 6.16: A Hinton diagram showing the partitioning objectives that are likely to impact per-
formance of each benchmark. The larger the box, the more likely a partitioning objective affects
the performance of the respective program.
gramming partitioner when on the 4-core platform, it slows down these programs to
70% of the partition generated by the STREAMIT default. The greedy partitioner im-
proves the performance of 10 benchmarks on this platform, upto 4.9x forVOCODER,
with an average 1.2x speedup but gives significant performance slowdowns for 5 pro-
grams. The analytical-based model also gives unstable results. It gives an average
speedup but only gives noticeable improvement on 4 programs. It, however, gives a
significant slowdown onFILTERBANKby more than a factor of 2.
In contrast to those two approaches, theML-based approach is more stable across
programs, with just one small slowdown in the case ofRADIXSORT. On average it
achieves 1.8x improvement across the benchmarks. With the corr ct amount of training
data, this is likely to improve even further. Compared to theanalytical model and
the greedy heuristic, theML-based model is stable not only across programs but also
across platforms. This example demonstrates the portability of the machine learning
approach.

































































































































 Analytic  Greedy  Machine Learning 4.5 4.3
Figure 6.17: Performance comparison on the 8-core platform for the analytical model, the greedy
partitioner and the ML-based model.
6.7 Conclusions
This chapter has presented an automatic and portable compiler-based approach to par-
titioning streaming programs for multi-cores, providing asignificant performance im-
provement over hardwired heuristics. Using machine learning techniques, the compiler
predicts the ideal partition structure of a streaming application, allowing a compiler
to quickly search the transformation space without runningthe code. In addition to
the predictive model, we have developed a micro-kernel streaming program genera-
tor which automatically generates small training examplesfor the predictive model.
We have demonstrated the approach by mapping STREAMIT applications onto two
multi-core platforms. On average, it achieves a 1.90x speedup over the STREAMIT de-
fault scheme on a 4-core platform. Compared to a recently proposed analytical-based
model, the proposed approach achieves on average a 1.79x performance improvement.
When it was ported to an 8-core machine, it is able to achieve a1.80x improvement
over the STREAMIT default scheme.
Chapter 7
Conclusions
This chapter summarises the main contributions of this thesis in section 7.1, presents
a critical review of this work in section 7.2 and discusses posible directions for future
research in section 7.3.
7.1 Contributions
This thesis has studied how to construct efficient and portable techniques to map data
and streaming parallelism onto diverse multi-core architetures. As a departure from
previous techniques, the work of this thesis has made use of machine learning to au-
tomatically construct mapping techniques, which have the pot ntial to simultaneously
reduce the human effort required for compiler design and increase the attainable per-
formance of future multi-core systems.
7.1.1 Identifying Profitable Data Parallel Candidates
Chapter 4 has shown that identifying the profitability of data parallel candidates is
crucial for achieving an efficient parallel execution. It has also shown that the prof-
itability of a candidate often varies across platforms. Because of this, previous fixed,
work-based profitability evaluation heuristics [Hall et al., 1996; William et al., 1996;
Tournavitis and Franke, 2009] fail to deliver stable performance when different plat-
forms are targeted.
In contrast to previous approaches, chapter 4 has presenteda machine-learning-
based, portable approach. Using prior knowledge learnt from the training programs,
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the proposed scheme filters out unprofitable parallel candidtes while keeping those
that are profitable.
Compared with classical, platform-specific approaches [Intel, a; Tournavitis and
Franke, 2009], the machine-learning-based scheme is able to achieve much better per-
formance for the NAS parallel benchmark suite on two different multi-core architec-
tures. On a homogeneous multi-core platform (Intel XEON), it achieves almost the
same (and sometimes better) level of performance when compared to the manually par-
allelised code developed by independent experts. On a repres ntative heterogeneous
multi-core architecture (IBM CELL), it achieves, on average, a speedup of 9.7 over a
state-of-the-art mapping heuristic that is developed by compiler experts [Eichenberger
et al., 2005].
Determining the profitability of data parallel candidates is the first step towards effi-
cient data parallelism mappings. Since the proposed model is automatically built from
training examples and it uses prior knowledge to make program-aware predictions, the
model can adapt to an extensive set of architectures while maintaining robustly high
performance across programs.
7.1.2 Determining the Best Number of Threads
Once profitable data parallel candidates have been identified, th next step is to decide
how to allocate the hardware resource to the profitable candid tes. Chapter 5 has shown
that the number of threads allocated to a data parallel candid te has a great impact on
its performance.
Chapter 5 has presented two machine-learning-based predictors that predict paral-
lel configurations, i.e. the numbers of threads and the best scheduling policies, for a
data parallel candidate across multiple program inputs. Onaverage, both predictors de-
liver over 96% of the upper-bound performance on the Intel XEON and the IBM CELL
platforms. Compared with two state-of-the-art approaches[Blagojevic et al., 2008;
Barnes et al., 2008], the machine-learning-based predictors achieve not only better but
also more stable performance on the two platforms while having an order of magnitude
lower profiling overhead when making predictions for a new program.
With the technique presented in chapter 5, compiler developers are able to auto-
matically build a compiler that can accurately predict the runtime behaviours of data
parallel loops across different data sets. As a result, the gen rated code can automati-
cally adapt to multiple program inputs.
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7.1.3 Mapping Streaming Parallelism
Chapter 6 has addressed the problem of partitioning streaming parallelism onto multi-
cores. It has shown that the performance of a stream application is largely determined
by the way the input program graph is partitioned. It has beenobserved that the best
partitioning strategy varies across different programs and architectures.
Using iterative compiling and executions to find a good partition is not applicable
in practice because of the vast number of available partitions available for a single
program. Instead, this thesis has presented a two-step, machine-learning-based par-
titioning approach which does not require any execution of the input program. This
approach first predicts the ideal partitioning structure ofthe input program and then
searches the program space (without executing any of the cod) t generate a parti-
tion that is as close as possible to the prediction. Furthermore, in order to provide
sufficient and high-quality training examples, this thesisha also described a synthetic
benchmark generator. Using existing stream applications,the benchmark generator
can produce many new, diverse training examples which allowsupervised learning
algorithms to build an accurate predictive model.
Experimental results in chapter 6 show that the machine-learning-based approach
significantly outperforms several state-of-the-art partition ng heuristics [Gordon et al.,
2006; Navarro et al., 2009; Thies, 2009] and achieves robustperformance across pro-
grams and architectures.
Unlike prior works on machine-learning-based compilation, the graph partitioning
problem concerned in chapter 6 is essentiallyunbounded, i.e. the number of partition-
ing operations is not fixed. This is the first time a supervised-learning-based model
has been built to solve an unbounded compilation problem. Hence, the work presented
in chapter 6 offers a new way to solve complicated compilation problems where the
optimisation targets are unbounded.
7.2 Critique
This thesis has presented predictive modelling techniquesto map data and streaming
parallelism onto different multi-core platforms. The optimisation target of this thesis
is to reduce execution time of parallel programs and improvestate-of-the-art schemes.
This goal has been achieved, but there are additional costs that are needed to discuss.
This section conducts a critical analysis of this work.
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7.2.1 Training Cost
The performance of a supervised-learning-based model heavily depends on the qual-
ity of the training data [Bishop, 2006]. No supervised learning tools can create high
quality models if there is little to learn from the training examples. Generating training
data, of course, can be time-consuming. However, in this theis all the proposed mod-
els were trained off-line and no further training is required once a model has been built.
Therefore, training is not a significant cost since it is performed off-line by computers
automatically.
Scalability can be another issue for generating training data for new multi-core
processors that are likely to have more cores on a single chip. T is is particularly true
for the stream graph partitioner presented in chapter 6 where on average 3,000 differ-
ent partitions have been generated for each training program. This number of training
examples is sufficient for building an accurate model on the target platforms. But a
larger number of partitions for a training program will be necessary when the targeting
processor contains more cores. This is because the number of“good” partitions of a
program graph is likely to increase as the number of cores increases. Consequently, on
these platforms, generating training data might be costly and hereby become a prob-
lem. Fortunately, there has been also much research on reducing training costs, via
clustering [Thomson et al., 2010] and active learning [Cooper et al., 2006]. The basic
idea of these approaches is to generate only new training examples that are sufficiently
different from existing ones. This thesis has not used thesetechniques because the cost
of generating training data is not significant on the experimntal platforms. Nonethe-
less, these existing techniques are orthogonal to this thesis.
7.2.2 Profiling Cost
Chapters 4 and 5 have used profiling runs to obtain dynamic features of the target pro-
gram. Profiling, of course, inevitably introduces additional overhead to the compilation
time.
In many application domains, such as embedded systems and consumer applica-
tions, reasonably long compile time is often acceptable because the compiled program
will run for many times on millions devices and the performance improvement will
amortise the compilation overhead. In fact, profiling is a commonly used technique
in practice for compiler optimisation. Many approaches, such as auto-tuning frame-
works [Dave and Eigenmann, 2009], analytical-based models[Kudlur and Mahlke,
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2008] and integer linear programming algorithms [Udupa et al., 2009], all use profil-
ing information to steer the process of optimisation. The techniques presented in chap-
ters 4 and 5 are able to give fairly good performance by using thesmallestinput data
set for profiling. According to the experimental results, the proposed techniques have
much shorter profiling time than iterative compilation techniques and the profiling-
based analytical models. Even so, it would have been desirable to avoid profiling runs
at the compilation time. One possible solution is to use justin time (JIT ) compila-
tion techniques to gradually collect dynamic information during replication runs of the
application [Auslander et al., 1996] so as to achieve a balance between the profiling
overhead and the prediction accuracy.
7.2.3 Optimisation Objectives
This thesis has only considered reducing execution time as an optimisation goal. While
this is often the main concern in many scenarios, other factors, such as code size and
energy consumption can be equally important. Since the proposed models are automat-
ically built from empirical evidence, they can be applied too her optimisation targets
as well.
7.2.4 Platforms
One of the advantages of predictive modelling techniques istheir ability to be portable
across diverse platforms. To demonstrate this merit, all experiments in the thesis have
been carried out on two different multi-core platforms. In particular, experiments in
chapters 4 and 5 were performed on a homogeneous and a heterogen ous multi-core
platforms, while experiments at chapter 6 were performed ontwo different homoge-
nous multi-core platforms. Because the current implementation of the streaming com-
piler (i.e. STREAMIT) does not support distributed memory systems, the experiments
in chapter 6 were not evaluated on the CELL processor—a distributed memory multi-
core. It is preferable to test the model on this platform if there is a implementation for
this architecture available, although implementing such aruntime is out of the scope
of this thesis.
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7.3 Future Work
One important area of future research is that of tuning runtime systems to dynamically
map and schedule parallel programs. As many problems in the field of static compila-
tion, the runtime optimisations often imply a vast and complex design space. Finding
optimal runtime optimisation options by using iterative search could be too expensive
to be performed in practice. This is why many of current runtime systems still use
hardwired, target-specific heuristics to make decisions [Stankovic et al., 1995]. They
all have the disadvantage of not portable across platforms.
The use of machine learning would, therefore, be beneficial to these systems. It
can help the developers to construct runtime optimisation srategies automatically. One
could build, for instance, a set of optimisation strategiesfor the target platform across
programs, based on the observations collected on the platform.
Another direction of future research is using predictive techniques to build systems
that can dynamically adapt to the changes of program behaviours. Some multi-core de-
signs allow the application to adjust some architecture parameters (e.g. frequency and
voltage) at the runtime. By changing the hardware parameters “on-the-fly” accord-
ing to the dynamic program phases, one can better achieve theop imisation objective,
e.g. reduce energy consumption without significantly degrading the application perfor-
mance.
Machine learning can be used in dynamically configuring the hardware to achieve
better runtime adaptation. By combining static program information with observations
of the dynamic program execution, one can predict the parallel application’s future be-
haviour. The prediction can be used to guide the configuration of hardware resources.
For example, if the next program phase is predicted to be not scale well on the cur-
rent hardware configuration, a runtime system can set the process r frequency to a
lower level (or even turn off some processors) to save energywithout slowing down
the application too much.
Finally, parallelism mappings can go beyond high level optimisation by consider-
ing low-level compiler transformations such as register alloc tion, loop unrolling and
phase reordering. It is well known that high-level optimisation has side effects on the
low-level transformation, which may disable some low-leveoptimisation opportuni-
ties [Vegdahl, 1982; Kulkarni et al., 2004]. Therefore, by taking low-level transforma-
tions into account when performing high-level parallelismmappings would better than




The stream benchmark generator presented in chapter 6 uses the K-Means clustering
algorithm to select representative programs from the generated programs. The number
of clusters, i.e. theK, is determined by the Bayesian Information Criterion (BIC ) score
which is defined as:




wherel̂ j is the log-likelihood of the data whenK equals toj, R is the number of points
in the data (i.e., the number of generated benchmarks), andp j is a free parameters
to estimate, which is calculated as:p j = (K −1)+dK+1 for ad-dimension feature















whereRn is the number of points in thenth cluster and̂σ2 is the average variance of
the distance from each point to its cluster centre.
We apply the K-Means algorithm to the generated programs with the different clus-
ter numbersK. For each clustering result, its correspondingBIC score is computed.
The cluster result that gives the bestBIC score is chosen by the benchmark generator.
For each cluster of the chosen result, the benchmark generator selects a number of pro-
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